Description: 3DES encryption algorithm, introduced the principle and detailed description of the FPGA algorithm design. Use of state machine and pipelining technology, makes the size and speed to achieve the best optimization added input and output interface design to enhance the flexibility of the application of the algorithm. Each module are used hardware description language to achieve, and ultimately downloaded to the FPGA chip in Stratix EP1S25F780C5.
File list (Check if you may need any files):
Download