16550 UART compatible serial communication control

Title: 16550

Category:
VHDL-FPGA-Verilog
Tags:
[VHDL] [源码]
File Size:
10.37kb
Update:
2008-10-13
Downloads:
0 Times
Uploaded by:
godson2006

Description: UART16550 compatible serial communication controller, Verilog language description, the use of Altera Cyclone series FPGA chip integrated, as part of the use of FIFO to the internal resources to achieve. Projects have been in a successful application, is hereby introduced.

Downloaders recently: [More information of uploader godson2006]

To Search: 16550 verilog 16550 uart verilog verilog 16550 16550 alte cyclone FPGA 16550 verilog uart 16550 fifo

[ref-sdr-sdram-vhdl] - DDR controller VHDL source code. Using F
[verilogsource] - Verilog source code. Out to some routine
[uart16550] - uart16550 IP HDL source code, uart to de
[usb_jtag-20070215-1134] - USB JTAG card. From the mainframe to all
[USBblaster] - Altera Corporation debugging CPLD/FPGA u
[ps2_1] - EDA Experimental PS2 keyboard experiment
[spi_coolrunner_ver3] - a verilog prigram for SPI
[config_dac] - Verilog realize spi interface FPGA to ac
[68013FIFOIN] - Verilog HDL prepared CY7C68013 SLAVE FIF
[uart16550] - uart16550 is a 16550 compatible (mostly)

File list (Check if you may need any files):

Main Category

SourceCode

Web Code

Develop Tools

Document

Other resource

Category

Games

Plug-in

Trojan

Program registrar

SDK

Other

About site

CodeBus www.codebus.net