Interleave In Maxplus software platform developed

Title: Interleave

Category:
Embeded-SCM Develop
Tags:
[VHDL] [源码]
File Size:
3.96mb
Update:
2008-10-13
Downloads:
0 Times
Uploaded by:
xiongxiaojun

Description: In Maxplus software platform developed using the schematic diagram of the FPGA development of error-correcting coding and intertwined, as well as forward error correction solutions reconciliation of source documents interwoven

Downloaders recently: [More information of uploader xiongxiaojun]

To Search: VHDL interleave

[asynchronousFIFOmemorycontroldesigns.Rar] - asynchronous FIFO controller design for
[SDRAM_C] - SDRAM control core has been tested and c
[mydecoder] - VHDL prepared by the 4* 8 deinterleave c
[FIFO_BEFORE] - fpga is based on the FIFO Table Tennis o
[osc] - Digital Oscilloscope The FPGA realizatio
[verilog_interleave1] - There is a 5 on the interleaver of the s
[infrared_transmitter] - Custom-coded infrared transmitters using
[interleave] - Data interleaver verilog HDL source file
[RS_coding] - From the practical point of view describ
[jzjs] - Interleave

File list (Check if you may need any files):

Main Category

SourceCode

Web Code

Develop Tools

Document

Other resource

Category

ARM-PowerPC-ColdFire-MIPS

Embeded Linux

SCM

VxWorks

uCOS

DSP program

Windows CE

VHDL-FPGA-Verilog

Other Embeded program

QNX

hardware design

Open-source hardware

About site

CodeBus www.codebus.net