Description: SPI bus and the CPLD communication between these procedures is to realize SPI serial input, through the shift register parallel output after
- [kaidri4] - based s3c2410 driven by 16 bus arm from
- [232_485] - Read through the 485 GB of active power
File list (Check if you may need any files):
Download