clkgen CPLD with minimal resources, using Verilog

Title: clkgen

Description: CPLD with minimal resources, using Verilog in QuartusII7.1 to achieve the 1280 frequency.

Downloaders recently: [More information of uploader sofia]

To Search: clkg

[ClkScan] - This design uses Verilog the HDL hardwa
[verilog50%.Rar] - In this paper, we introduce the three de
[userlogicOpenI2C] - altera
[Sockets] - Windows Sockets specification and applic
[tft_cntlr_ref_v1_00_c] - TFT LCD controller VERILOG source code p
[multifunction_digital_clock_based_on_fpga] - FPGA-based multi-functional Digital Cloc

File list (Check if you may need any files):

Main Category