Description: 24C01A simulation of Verilog HDL code for the I2C interface module of the test, by the Beijing University of Posts and Telecommunications VerilogHDL design and EDA technology infrastructure Teacher preparation
- [24c01a] - 24C01A process of reading and writing, i
File list (Check if you may need any files):
Download