Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - 基于FPGA的数字秒表的VHDL设计

Search list

[VC/MFC] 基于FPGA的数字秒表的VHDL设计

Description: 基于FPGA的数字秒表的VHDL设计
Platform: | Size: 50273 | Author: qq765218805 | Hits:

[VHDL-FPGA-Verilog] 5

Description: 基于FPGA的数字秒表的VHDL设计,论文,有主要程序-FPGA-based VHDL design digital stopwatch, paper, a major program
Platform: | Size: 1024 | Author: 孤星寒 | Hits:

[VHDL-FPGA-Verilog] 3

Description: 】文章介绍了用于体育比赛的数字秒表的VHDL 设计, 并基于FPGA 在MAXPLUS2 软件下, 采用ALTRA 公司FLEX10K 系列的EPF10K10LC84- 4 芯片进行了计算机仿真-】 This article introduces digital stopwatch for sports competition in the VHDL design and FPGA-based software in MAXPLUS2, using ALTRA company FLEX10K series EPF10K10LC84-4 chip, the computer simulation
Platform: | Size: 50176 | Author: 孤星寒 | Hits:

[SCM] secnew

Description: 基于FPGA的数字秒表设计。用VHDL语言设计数字秒表。-FPGA-based design of digital stopwatch. Design using VHDL digital stopwatch.
Platform: | Size: 385024 | Author: youjiaxin | Hits:

CodeBus www.codebus.net