Description: Verilog HDL是一种硬件描述语言（HDL:Hardware Discription Language），是一种以文本形式来描述数字系统硬件的结构和行为的语言，用它可以表示逻辑电路图、逻辑表达式，还可以表示数字逻辑系统所完成的逻辑功能。 -VHDL language is a high-level language for circuit design, digital systems primarily used to describe the structure, behavior, functionality and interfaces. Its application is mainly used in digital circuit design. In the FPGA/CPLD/EPLD/ASIC design, such as defining the chip pin functions. Platform: |
Size: 79872 |
Author:李梓玉 |
Hits:
Description: 以硬件描述语言（Verilog或VHDL）所完成的电路设计，可以经过简
单的综合与布局，快速的烧录至 FPGA 上进行测试，是现代 IC设计验证的技术主流。这些可编辑元件可以被用来实现一些基本的逻辑门电路（比如AND、OR、XOR、NOT）或者更复杂一些的组合功能比如解码器或数学方程式。在大多数的FPGA里面，这些可编辑的元件里也包含记忆元件例如触发器（Flip－flop）或者其他更加完整的记忆块。-A hardware description language (Verilog or VHDL) the completed circuit design, synthesis and layout through a simple and fast burn to the FPGA for testing, is the modern mainstream IC design verification techniques. These editable element can be used to implement some basic logic gates (such as AND, OR, XOR, NOT), or a combination of more complex functions such as decoders or mathematical equations. In most of the FPGA inside, these elements can be edited in memory elements such as flip-flops also includes (Flip-flop), or other more complete memory block. Platform: |
Size: 221184 |
Author:田海 |
Hits:
Description: 由（Verilog或VHDL）所完成的电路设计，可以经过简单的综合与布局，快速的烧录至 FPGA 上进行测试-By (Verilog or VHDL) to complete the circuit design, synthesis and layout, can be a simple rapid burning to test on the FPGA Platform: |
Size: 553984 |
Author:zfq |
Hits:
Description: 数字信号处理 包括滤波器IIR FIR CORDIC的FPGA实现 资料中是VHDL语言 相应的配套包verilog程序-Digital signal processing includes a filter IIR FIR CORDIC on FPGA is VHDL language data corresponding supporting package verilog program Platform: |
Size: 10710016 |
Author:liyinghui |
Hits:
Description: 无刷直流电机 VHDL VERILOG 控制,速度环，RS232 串口接收发送 始终分频 PWM生成 电机相序 actel FPGA使用-VERILOG BLDC control of the use of actel FPGA- actel VERILOG BLDC control of the use of actel FPGA Platform: |
Size: 741376 |
Author: |
Hits:
Description: ADI JESD204接口的ADC与Xilinx FPGA接口IP，包含Verilog和VHDL源代码，AXI总线接口，ADC串行控制接口-ADI IP for interfacing JESD204 ADC to Xilinx FPGA, include Verilog/VHDL source code, AXI interface and serial config interface
Platform: |
Size: 77824 |
Author:Eddie |
Hits:
Description: 首先要知道自己在干什么？数字电路(fpga/asic)设计就是逻辑电路的实现，这样子说太窄了，因为asic还有不少是模拟的，呵呵。我们这里只讨论数字电路设计。实际上就是如何把我们从课堂上学到的逻辑电路使用原理图(很少有人用这个拉)，或者硬件描述语言(Verilog/VHDL)来实现，或许你觉得这太简单了，其实再复杂的设计也就是用逻辑门电路搭起来的。你学习逻辑电路的时候或许会为卡拉图，触发器状态推倒公式而感到迷惑，但是其实有一点可以放心的是，实际设计中只要求你懂得接口时序和功能就可以了，用不着那么复杂得推倒公式，只要你能够用语言把逻辑关系表述清楚就可以了，具体这个逻辑关系采用什么门电路搭的，可以不关心，综合工具(synthesis tool)可以帮你处理。当然你要知道基本门电路的功能，比如D触发器，与门，非门，或门等的功能(不说多的，两输入的还是比较简单的)。-First of all to know what you are doing? Digital circuit (fpga/asic) design is the realization of the logic circuit, so that is too narrow, because there are a lot of asic simulation, huh, huh. We only discuss digital circuit design here. Is actually how we use the logic the classroom to use the schematic diagram (very few people use this pull), or hardware description language (Verilog/VHDL) to achieve, perhaps you think this is too simple, in fact, complex design That is, with the logic gate to build up. When you learn the logic of the circuit may be for the Karata, flip-flop state of the formula and feel confused, but in fact there is one thing can be assured that the actual design only requires you to understand the interface timing and function can be, and not so complicated Down the formula, as long as you can use the language to express the logical relationship can be clear, the specific logical relationship with what the door to take, you can not care, comprehensive tools (syn Platform: |
Size: 19456 |
Author:吕攀攀 |
Hits:
Description: 使用Verilog HDL 以及VHDL语言，运用FPGA中的VGA显示原理以及键盘控制原理，开发汉诺塔简易游戏(The use of Verilog HDL and VHDL language, the use of FPGA in the VGA display principle and keyboard control principle, the development of Hanoi simple game) Platform: |
Size: 6129664 |
Author:〝奈我何、
|
Hits:
Description: Handel-C语言的学习文档。Handel-C语言由C/C++演化而来，可以自动实现C到VHDL、C到Verilog、C到EDIF等转换。在DK环境中，DK+Handel-C工具能直接把基于C语言的设计转变为优化的HDL(可以实现：C到VHDL、C到Verilog、C到EDIF等的自动生成)， 进而通过FPGA实现，从而保证了各种复杂的高难算法在工程应用的实时性。(Handel-C language documentation. Handel-C language by C/C++ Evolved, you can automatically C to VHDL, C to Verilog, C, etc. to convert Edif. In DK environment, DK+ Handel-C tools can be directly to the C language-based design into optimized HDL (can be achieved: C to VHDL, C to Verilog, C, etc. to Edif automatically generated), then through the FPGA to achieve, thus ensuring a variety of complex algorithms in difficult real-time engineering applications.) Platform: |
Size: 1037312 |
Author:艾斯德斯
|
Hits:
Search - vhdl-fpga-verilog