Search - vhdl of jpeg encoder

[VHDL-FPGA-Verilog] DCT

Description: 用verilog语言实现DCT编解码附有DCT的说明-Using Verilog language realize DCT codec with a description of DCT
Platform: | Size: 65536 | Author: 周韧研 | Hits:

Description: Pure hardware JPEG Encoder design. Package includes vhdl source code, test bench, detail design document. Written in VHDL. Verified on Xilinx XC4VLX25. Rncode 320x240 bmp picture in 3ms at 50 quality, 100Mhz clock.-Pure hardware JPEG Encoder design. Package includes vhdl source code, test bench, detail design document. Written in VHDL. Verified on Xilinx XC4VLX25. Rncode 320x240 bmp picture in 3ms at 50 quality, 100Mhz clock.
Platform: | Size: 3267584 | Author: Andy | Hits:

Category

Source Code

Web/Internet

Develop Tools

Document

Other

Search in results

OS

Platform

Language

File Type

Search list

[VHDL-FPGA-Verilog] DCT

[VHDL-FPGA-Verilog] oc_mkjpeg

[Picture Viewer] JPEG

[VHDL-FPGA-Verilog] vhdl-JPEG-enc

[MultiLanguage] Pipelined_Implementation_of_Baseline_JPEG_Encoder

[MultiLanguage] JPEG_Hardware_Compressor_Encoder

[VHDL-FPGA-Verilog] JPEG2000

[Software Engineering] mkjpeg_latest

CodeBus www.codebus.net