Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - verilog timer code

Search list

[VHDL-FPGA-Verilog] timer

Description: 淺顯易懂的學習verilog程式基礎範例以時鐘為示範-Learn easy to understand the basic Verilog code for an example of a clock model
Platform: | Size: 1024 | Author: 劉季泓 | Hits:

[VHDL-FPGA-Verilog] watch_dog_rtl_source

Description: Watchdog timer verilog RTL code
Platform: | Size: 10240 | Author: Chris | Hits:

[VHDL-FPGA-Verilog] timer_rtl_source

Description: Timer verilog RTL code
Platform: | Size: 11264 | Author: Chris | Hits:

[Other] verilog

Description: verilog code for a microwave controller with clock output, clock time setting input, power control input+output, cooking timer setup, door open light, cooking complete buzzer output. Four push buttons provide following active low input signals: 1) KEY0 …………func_n 2) KEY1………….ten_sec_setup_n 3) KEY2………….one_min_setup_n 4) KEY3………….ten_min_setup_n Two high/low switches provide following input signals: 1) SW0……………reset_n 2) SW1……………open_door Three output signals to LEDs provide following functionality 1) LEDG0…………to_buzzer 2) LEDG1…………cook_enable 3) LEDG2…………to_lamp There are also four seven-bit signals going to 7-segemnt display 1) HEX0…………..to_sseg0 2) HEX1…………..to_sseg1 3) HEX2…………..to_sseg2 4) HEX3…………..to_sseg3-verilog code for a microwave controller with clock output, clock time setting input, power control input+output, cooking timer setup, door open light, cooking complete buzzer output. Four push buttons provide following active low input signals: 1) KEY0 …………func_n 2) KEY1………….ten_sec_setup_n 3) KEY2………….one_min_setup_n 4) KEY3………….ten_min_setup_n Two high/low switches provide following input signals: 1) SW0……………reset_n 2) SW1……………open_door Three output signals to LEDs provide following functionality 1) LEDG0…………to_buzzer 2) LEDG1…………cook_enable 3) LEDG2…………to_lamp There are also four seven-bit signals going to 7-segemnt display 1) HEX0…………..to_sseg0 2) HEX1…………..to_sseg1 3) HEX2…………..to_sseg2 4) HEX3…………..to_sseg3
Platform: | Size: 17408 | Author: ddr | Hits:

[Other] gh_timer_8254_081608

Description: Timer 8254 Verilog source code
Platform: | Size: 108544 | Author: Joe Hung | Hits:

[Static control] LIP1701CORE_system_watchdog

Description: System watchdog verilog code
Platform: | Size: 287744 | Author: jc | Hits:

[VHDL-FPGA-Verilog] time-counter

Description: 基于verilog的计时器源代码，可以通过编译-Verilog source code based on the timer, you can compile
Platform: | Size: 2555904 | Author: 张迪 | Hits:

[VHDL-FPGA-Verilog] digital-clock-

Description: 本代码采用verilog HDL语言编写。实现的是数字跑表计时功能-The code using verilog HDL language. Implementation is a digital stopwatch timer functions
Platform: | Size: 161792 | Author: 西蟀 | Hits:

[VHDL-FPGA-Verilog] 24stimer

Description: 篮球24s定时器的verilog代码，内涵代码以及程序逻辑说明-basketball 24s timer code of verilog
Platform: | Size: 65536 | Author: maxwell | Hits:

[VHDL-FPGA-Verilog] pit8253

Description: this is a code of 8253 programme interval timer in verilog
Platform: | Size: 1024 | Author: dev | Hits:

[STL] cshiyan2012

Description: 基于EDA软件平台上，用硬件描述语言verilog设计完成分频器、计数器、串行移位输出器、伪码发生器、QPSK I/Q调制器、QPSK I/Q解调器，基于选项法中频调制器，再将各个模块综合起来组成一个完整系统；并用quartusII软件对其进行仿真验证。-EDA software platform based on the hardware description language verilog design complete shift of the frequency divider, timer, serial output, pseudo-code generator, the QPSK the I/Q modulator, QPSK I/Q demodulator based option law IF modulator, and then the individual modules together to form a complete system simulation and its quartusII software.
Platform: | Size: 1905664 | Author: 赵旋 | Hits:

[VHDL-FPGA-Verilog] digital-timer

Description: 数字时钟的verilog代码，以仿真编译通过，可直接用-Digital clock verilog code which is compiled and simulated and can be directly used
Platform: | Size: 167936 | Author: 谢文斌 | Hits:

[VHDL-FPGA-Verilog] timer

Description: 本代码用verilog语言描述，在nios上操作，实现了定时器的设置和中断操作，并结合timestamp读取程序运行的时间。-The code to use verilog language to describe, in nios on operation, to achieve the timer settings and interrupt operation, combined with the timestamp reads the program run.
Platform: | Size: 19273728 | Author: 普尔 | Hits:

[VHDL-FPGA-Verilog] ReactionTimer

Description: Reaction Timer verilog code, can be downloaded on texas NEXYS2 or NEXYS3 board to test the reaction time by pressing the buttons.
Platform: | Size: 3072 | Author: WPI | Hits:

[VHDL-FPGA-Verilog] 24

Description: 基于6M晶振FPGA的篮球24秒计时器verilog HDL代码，附testbench-Verilog HDL code for FPGA-based 6M crystal basketball 24 seconds timer, with testbench
Platform: | Size: 1024 | Author: 单俍 | Hits:

[Other] univ_TIMER

Description: verilog source code of programable timer
Platform: | Size: 660480 | Author: Simon Pruzansky | Hits:

[transportation applications] traffic-light-Verilog

Description: 交通灯分为X组和Y组，每组包括了2位倒计时数码管和红黄绿三色LED信号灯（每组包括﹢、-两小组，显示内容一样），考虑到应用需求，要求芯片可通过I2C接口连接到上位机，以调节内部控制寄存器,此为Verilog代码，包含led、seg、timer等模块。-Traffic lights are divided into groups X and Y groups, each including two digital countdown yellow-green and red LED lights (each including+,- two groups, as the display contents), taking into account the needs of the application, the chip may be required It is connected to the host computer via the I2C interface, to adjust the internal control registers of this Verilog code, comprising led, seg, timer modules.
Platform: | Size: 16384 | Author: chen le | Hits:

[Other] apb_timer

Description: Verilog code of timer for APB
Platform: | Size: 2048 | Author: Tan Nguyen | Hits:

[VHDL-FPGA-Verilog] apb_timer.tar

Description: 是基于apb总线下的timer外设的rtl代码，主要包括apb_timer的master逻辑verilog，以及相应的开发文档，包括寄存器的描述，功能特性等。(RTL code is based on timer peripheral under APB bus, which mainly includes master logic Verilog of apb_timer and corresponding development documents, including the description of registers, functional characteristics and so on.)
Platform: | Size: 67584 | Author: megmand | Hits:

CodeBus www.codebus.net