Welcome![Sign In][Sign Up]
Location:
Search - verilog hdl Maxpl

Search list

[VHDL-FPGA-Verilogtaxi1

Description: 出租车计价器,简单、方便,采用verilog hdl语言编写,所用平台是MAXPLUS软件-Taximeter, simple, convenient, using Verilog HDL language, by using the platform of software Segments
Platform: | Size: 976896 | Author: zhz | Hits:

CodeBus www.codebus.net