Welcome![Sign In][Sign Up]
Location:
Search - verilog float

Search list

[Embeded-SCM Developcf_fp_mul_c_11_52

Description: verilog浮点乘发器,特定数据结构,指数底为10-Verilog float by their hair, a specific data structure, the index for the end of 10
Platform: | Size: 8546 | Author: 丁谨 | Hits:

[Embeded-SCM Developcf_fp_mul_p_5_10

Description: verilog浮点乘发器,特定数据结构,指数底为10,利用pipeline-Verilog float by their hair, a specific data structure, the index for the end of October, using pipeline
Platform: | Size: 4773 | Author: 丁谨 | Hits:

[Embeded-SCM Developcf_fp_mul_p_8_23

Description: verilog浮点乘发器,特定数据结构,指数底为10,利用pipeline-Verilog float by their hair, a specific data structure, the index for the end of October, using pipeline
Platform: | Size: 6502 | Author: 丁谨 | Hits:

[Embeded-SCM Developcf_fp_mul_p_11_52

Description: verilog浮点乘发器,特定数据结构,指数底为10-Verilog float by their hair, a specific data structure, the index for the end of 10
Platform: | Size: 23584 | Author: 丁谨 | Hits:

[Embeded-SCM Developcf_fp_mul_c_11_52

Description: verilog浮点乘发器,特定数据结构,指数底为10-Verilog float by their hair, a specific data structure, the index for the end of 10
Platform: | Size: 8192 | Author: 丁谨 | Hits:

[Embeded-SCM Developcf_fp_mul_p_5_10

Description: verilog浮点乘发器,特定数据结构,指数底为10,利用pipeline-Verilog float by their hair, a specific data structure, the index for the end of October, using pipeline
Platform: | Size: 4096 | Author: 丁谨 | Hits:

[Embeded-SCM Developcf_fp_mul_p_8_23

Description: verilog浮点乘发器,特定数据结构,指数底为10,利用pipeline-Verilog float by their hair, a specific data structure, the index for the end of October, using pipeline
Platform: | Size: 6144 | Author: 丁谨 | Hits:

[Embeded-SCM Developcf_fp_mul_p_11_52

Description: verilog浮点乘发器,特定数据结构,指数底为10-Verilog float by their hair, a specific data structure, the index for the end of 10
Platform: | Size: 23552 | Author: 丁谨 | Hits:

[AlgorithmCORDIC_FLOAT

Description: 这是一个数值计算算法在FPGA中实现的东东。包括CORDIC算法的详细资料还有float型数的详细论述,可供参考。-This is a numerical algorithms in FPGA achieve saucepan. CORDIC algorithm include detailed information is the number of float-type discussed in detail for reference.
Platform: | Size: 2979840 | Author: 克林顿 | Hits:

[VHDL-FPGA-Verilogfloat_source

Description:
Platform: | Size: 80896 | Author: yangyu | Hits:

[VHDL-FPGA-Verilogfloat_mul_verilog

Description: 浮点乘法verilog代码,浮点格式遵循 IEEE754 标准。-Float Point Multiply , im verilog
Platform: | Size: 2048 | Author: gongwen | Hits:

[Windows Developfloat_div_verilog

Description: 浮点格式遵循 IEEE754 标准。verilog设计源代码。-float point div . in verilog design.
Platform: | Size: 3072 | Author: gongwen | Hits:

[VHDL-FPGA-VerilogVerilog-float-mutiplier

Description: 32位浮点型乘法器,和开方器,很有用的一种,就是认真读懂-32 float mutiplier
Platform: | Size: 68608 | Author: zhang | Hits:

[VHDL-FPGA-Verilogfloat

Description: 基于Verilog HDL的32位浮点运算加法器的源代码。-Based on the 32-bit floating point adder in Verilog HDL source code.
Platform: | Size: 1024 | Author: 朱文 | Hits:

[VHDL-FPGA-Verilogfloat

Description: 32位浮点加法器 verilog语言编写-32-bit floating-point adder verilog language
Platform: | Size: 1024 | Author: | Hits:

[VC/MFC54xffts

Description: verilog浮点乘发器,特定数据结构,指数底为10-Verilog float by their hair, a specific data structure, the index for the end of 10 -10-Verilog float by their hair, a specific data structure, the index for the end of 10
Platform: | Size: 171008 | Author: 张做像 | Hits:

[source in ebookfloat

Description: 关于float运算的,也是用verilog写的,大家多看看,后边再上传slave的代码-The code on float arithmetic。 written by Verilog. I will upload the slave code then
Platform: | Size: 1986560 | Author: 张宇 | Hits:

[Embeded-SCM Developcf_fp_mul_c_11_52

Description: verilog浮点乘发器,特定数据结构,指数底为10-Verilog float by their hair, a specific data structure, the index for the end of 10
Platform: | Size: 8192 | Author: weiase | Hits:

[Embeded-SCM Developcf_fp_mul_p_5_10

Description: verilog浮点乘发器,特定数据结构,指数底为10,利用pipeline-Verilog float by their hair, a specific data structure, the index for the end of October, using pipeline
Platform: | Size: 4096 | Author: GTONJu | Hits:

[Embeded-SCM Developcf_fp_mul_p_8_23

Description: verilog浮点乘发器,特定数据结构,指数底为10,利用pipeline-Verilog float by their hair, a specific data structure, the index for the end of October, using pipeline
Platform: | Size: 6144 | Author: theCPI | Hits:
« 12 »

CodeBus www.codebus.net