Welcome![Sign In][Sign Up]
Location:
Search - synchronous

Search list

[VHDL-FPGA-Veriloganjian

Description: 按键输入模块(key): --可编程延时发生器(数字同步机)的前端输入模块:0-9十个数字键按键输入模块原型 --前端模块:消抖 --对i0-i9十个输入端的两点要求: --(1)输入端要保证一段时间的稳定高电平 --(2)不能同时按下两个或多于两个的键 --后级模块:1、编码;2、可变模计数器 --编码模块:8线-4线(0-8 BCD码) --可变模计数器模块:以编码模块输出的32位BCD码为模值-button input module (key) :-- programmable delay generator (digital synchronous machine) the front-end input module : 0-2-9 10 numeric keys keys input module prototype-- front-end module : Consumers quiver-- the domain-Makes 10 input of the two requirements :-- (a) input to ensure a period of stability to I-- (2) can not be pressed together two or more two keys-- after class modules : one, coding; 2, variable Die counter-- Coding modules : 8-to-four (0-8 BCD)-- Variable Mode counter modules : coding module output to the 32 BCD value to Die
Platform: | Size: 2048 | Author: 汪汪 | Hits:

[Other Embeded programGE15

Description: 同步发电机同步电动机软启动电子开关通用的晶砸管控制程序.-synchronous generator synchronous motor soft-start electronic switch generic crystal smashing control procedures.
Platform: | Size: 22528 | Author: 曾敏 | Hits:

[Algorithmztwd

Description: 电力系统在台稳定计算式电力系统不正常运行方式的一种计算。它的任务是已知电力系统某一正常运行状态和受到某种扰动,计算电力系统所有发电机能否同步运行 1运行说明: 请输入初始功率S0,形如a+bi 请输入无限大系统母线电压V0 请输入系统等值电抗矩阵B 矩阵B有以下元素组成的行矩阵 1正常运行时的系统直轴等值电抗Xd 2故障运行时的系统直轴等值电抗X d 3故障切除后的系统直轴等值电抗 请输入惯性时间常数Tj 请输入时段数N 请输入哪个时段发生故障Ni 请输入每时段间隔的时间dt-power system stability in the Taiwan Power computing system is not the normal operating mode of calculation. Its mission is a known power system uptime status and be subject to some disturbance, computing power system all synchronous generator can run an operation Note : Please enter the initial power S0, shaped like a bi Please enter the infinite system bus voltage V0 Please enter the system equivalent reactance matrix B matrix B group has the following elements the line matrix into a normal operation of the system straight axis equivalent reactance Xd two fault systems running straight axis equivalent reactance X d 3 after resection of the fault system straight axis equivalent reactance Please enter the inertial time constant Tj Please enter the number of hours which N Please enter a tim
Platform: | Size: 1024 | Author: 魏鹏 | Hits:

[matlabsmvecstart

Description: STARTING OF A SYNCHRONOUS MACHINE,MATLAB/SIMULINK 下对同步电机启动的仿真,解压同一目录下, 双击下部图标进行参数运行点设置。-OF STARTING A Synchronous winreg. MATLAB/Simulink right under the synchronous motor launch simulation, extracting the same directory, double-click the icon for the lower operating parameter settings.
Platform: | Size: 8192 | Author: 李健 | Hits:

[VHDL-FPGA-VerilogCummingsSNUG2002SJ_Resets

Description: Synchronous Resets? Asynchronous Resets?I am so confused!How will I ever know which to use? 复位信号的论文-Synchronous Resets Asynchronous Resets I am so confused! How will I ever know which to use Minute Signal-paper
Platform: | Size: 242688 | Author: 黄名 | Hits:

[VHDL-FPGA-Verilogsimple_fifo

Description: verilog HDL原码 一种简单的同步FIFO原码,可以被综合-verilog HDL original code a simple synchronous FIFO original code, which can be integrated
Platform: | Size: 1024 | Author: zxz | Hits:

[matlabPN_synchronization_simlulink

Description: 基于PN序列的同步仿真链路(simulink+m files),收端算法为接受序列与本地序列求滑动相关。-PN sequence based on the synchronous Link Simulation (Simulink m files), Algorithm-admission to accept the sequence with the local demand sliding related sequences.
Platform: | Size: 22528 | Author: | Hits:

[ELanguagebakema

Description: 该程序实现了巴克码(1110010)作群同步码的识别器。-the realization of Buck code (1110010) for the group synchronous code identifier.
Platform: | Size: 6144 | Author: 李家军 | Hits:

[VHDL-FPGA-Verilogsyn_fifo

Description: 同步FIFO的verilog编码 -synchronous FIFO verilog coding synchronous FIFO verilog Synchronous Code FI FOR the verilog coding synchronous FIFO verilog coding
Platform: | Size: 1024 | Author: | Hits:

[SCMfifo

Description: 一个同步FIFO,包括testbench,-A synchronous FIFO, including the testbench,
Platform: | Size: 1024 | Author: 张丰 | Hits:

[matlabpsbpmmotor

Description: 模糊控制永磁同步电机,在模糊控制器作用下,控制电机转速。-Fuzzy control of permanent magnet synchronous motor, in the fuzzy controller under the control of motor speed.
Platform: | Size: 8192 | Author: wanglei | Hits:

[matlabpower_svpwm

Description: 基于svpwm(矢量控制技术)的永磁同步电机仿真模型,在simulink里面仿真-Based on svpwm (vector control technology) simulation model of permanent magnet synchronous motor, which in simulink simulation
Platform: | Size: 17408 | Author: 杨红 | Hits:

[OtherSome_VHDL_Examples

Description: 几个VHDL的例子,供大家参考,包括寄存器的设计,同步二进制计数器的设计,时钟计数器的设计等,个人觉得很有用处-Several examples of VHDL for reference, including the register of designs, synchronous binary counter design, the design of the clock counter, personal feel that is very useful
Platform: | Size: 168960 | Author: | Hits:

[DSP program3phase-PMSM-Field-Oriented-Control

Description: 三相永磁同步伺服电动机磁场定向速度控制程序-Three-phase permanent magnet synchronous servo motor speed field-oriented control procedures
Platform: | Size: 27648 | Author: 江可乐 | Hits:

[matlabPMSG_test_w

Description: 永磁同步发电机控制,自建的永磁同步发电机模型,可接感性负载。-Permanent magnet synchronous generator control, self-built permanent magnet synchronous generator model, which can be accessed by inductive load.
Platform: | Size: 16384 | Author: cml | Hits:

[File FormatSynchronous

Description:
Platform: | Size: 9216 | Author: chuchu | Hits:

[VHDL-FPGA-Verilogbinarycount

Description: 异步复位、同步置数的四位二进制计数器的VHDL源文件-Asynchronous reset, synchronous purchase the number of binary counter 4 of the VHDL source files
Platform: | Size: 1024 | Author: chenwen | Hits:

[CommunicationOPC

Description: OPC客户端开发必看,这是包含多个源码,同步,异步通讯的都有.-OPC client development a must-see, it is contains more than one source, synchronous, asynchronous communications are.
Platform: | Size: 632832 | Author: hou | Hits:

[OtherSynchronous

Description: 详细讲解了同步原理,包括载波同步、位同步、帧同步-Detailed account of the principle of synchronization, including the carrier synchronization, bit synchronization, frame synchronization
Platform: | Size: 307200 | Author: wuqianye | Hits:

[Othersyn_fifo

Description: Synchronous FIFO 用來處理synchronous clock domains間的傳輸-Synchronous FIFO for handling synchronous clock domains between the transmission
Platform: | Size: 2048 | Author: 洪銘澤 | Hits:
« 12 3 4 5 6 7 8 9 10 ... 50 »

CodeBus www.codebus.net