Welcome![Sign In][Sign Up]
Location:
Search - sdram_test

Search list

[VHDL-FPGA-Verilogsdram_test

Description: FPGA开发入门实验,一个SOPC开发实例——流水灯实验,希望对对学者能有所帮助。-Introduction to FPGA development experiment, an example of SOPC development- light water experiment, in the hope that scholars will be helpful.
Platform: | Size: 7711744 | Author: 潘超 | Hits:

[DSP programsdram_test

Description: sdram,dsp5509的外部ram 测试,学习和了解硬件结构-sdram,dsp5509
Platform: | Size: 68608 | Author: pengqinmu | Hits:

[VHDL-FPGA-Verilogsdram_test

Description: FPGA测试程序,使用XC3S250E对SDRAM进行读写的测试程序,SDRAM使用的是HY57V281620, 大小为128M。-FPGA test procedure, the use of XC3S250E SDRAM read and write on the test procedure, SDRAM using HY57V281620, size of 128M.
Platform: | Size: 541696 | Author: gq | Hits:

[DSP programSDRAM_Test

Description: DSP6713向SDRAM写数据的源程序例程-DSP SDRAM TEST
Platform: | Size: 17408 | Author: tang | Hits:

[VHDL-FPGA-VerilogSDRAM_TEST

Description: SDRAM控制代码,已经在开发板上测试通过。-SDRAM control code has been tested on the development board.
Platform: | Size: 17408 | Author: 吴平 | Hits:

[VHDL-FPGA-VerilogSDRAM_TEST

Description: 用Verilog硬件描述语言驱动SDRAM,内有完整可实现源代码,且还有现象说明-With the Verilog hardware description language driven SDRAM, can be realized within the complete source code, and there is the phenomenon described
Platform: | Size: 18432 | Author: ZXW | Hits:

[VHDL-FPGA-Verilogsdram_test

Description: 自己实现的一个基于SOPC架构的SDRAM模块-Own implementation of an architecture based on SOPC SDRAM module
Platform: | Size: 8327168 | Author: 才新和 | Hits:

[DSP programSDRAM_test

Description: 基于DSP6713,对外挂的SDRAM进行读写测试,可以用做对DSP的EMIF外设操用的参考。-Based on the DSP6713, read and write test plug on SDRAM, can be used on the DSP EMIF peripheral fuck with reference.
Platform: | Size: 71680 | Author: 李华 | Hits:

[DSP programC6416

Description: 这些文件夹为6416CPU板测试程序 Flash_test:flash烧写 Sdram_test:sdram测试 timerint:led_d5闪烁测试-These folders to 6416CPU board test program Flash_test: flash programmer Sdram_test: sdram test timerint: led_d5 flash test
Platform: | Size: 1641472 | Author: 晨星 | Hits:

[VHDL-FPGA-VerilogSDRAM_Test

Description: SDRAM Verilog HDL 测试代码,含有时序约束。-SDRAM Verilog HDL test code contains timing constraints.
Platform: | Size: 2192384 | Author: 欧阳修 | Hits:

[OS programSDRAM_test

Description: DSP6713的存储器测试程序,包括FPGA的接口程序,DSP与FPGA协同工作。-DSP6713 memory test program, including the FPGA interface program, DSP and FPGA to work together.
Platform: | Size: 94208 | Author: 洛阳 | Hits:

[VHDL-FPGA-Verilogsdram_demo_de2_115

Description: 适用于DE2 115开发板的SDRAM测试代码,基于黑金开发板改编,可以直接下载到DE2 115上面。内部有所有代码解释-FPGA SDRAM_TEST DE2 115
Platform: | Size: 4130816 | Author: 黄海岸 | Hits:

[VHDL-FPGA-Verilogsdram_test

Description: 这个是经典的sdram的驱动代码,可能你需要留意下具体的芯片型号,我在里面都有介绍,已调可用,并且真的是非常经典-This is a classic sdram driver code, you may need to pay attention to the specific chip model, which I have introduced in the modulated available and really is very classic
Platform: | Size: 2553856 | Author: lihui | Hits:

[source in ebookSDRAM_TEST

Description: SDRAM控制程序提供SDRAM数据地址的读写控制-SDRAM WRITE/READcontrol module
Platform: | Size: 435200 | Author: 谢正林 | Hits:

[hardware designsdram_test

Description: 在vivado中用于测试SDRAM,DDR3学习比较有帮助-the testbench for ddr3
Platform: | Size: 4381696 | Author: 史伟忠 | Hits:

[Other11_sdram_test

Description: module sdram_test( input clk_50m, input reset_n, //sdram control output S_CLK, //sdram clock output S_CKE, //sdram clock enable output S_NCS, //sdram chip select output S_NWE, //sdram write enable output S_NCAS, //sdram column address strobe output S_NRAS, //sdram row address strobe output [1:0] S_DQM, //sdram data enable output [1:0] S_BA, //sdram bank address output [12:0] S_A, //sdram address inout [15:0] S_DB //sdram data ) -module sdram_test( input clk_50m, input reset_n, //sdram control output S_CLK, //sdram clock output S_CKE, //sdram clock enable output S_NCS, //sdram chip select output S_NWE, //sdram write enable output S_NCAS, //sdram column address strobe output S_NRAS, //sdram row address strobe output [1:0] S_DQM, //sdram data enable output [1:0] S_BA, //sdram bank address output [12:0] S_A, //sdram address inout [15:0] S_DB //sdram data )
Platform: | Size: 2787328 | Author: Wen Jun Ying | Hits:

[VHDL-FPGA-Verilogsdram_test

Description: 针对黑金AX309开发板的SDRAM控制程序。基于ISE 14.7,语言为Verilog。实测可用。(For the black gold AX309 development board SDRAM control program. Based on ISE 14.7, the language is Verilog. Measured available.)
Platform: | Size: 2797568 | Author: 曹玄德 | Hits:

CodeBus www.codebus.net