Location:
Search - sdram
Search list
Description: 利用fpga控制VGA显示，很实用的，对于初学FPGA的同志，有帮助。-FPGA to control the use of VGA display, it is useful for the beginner FPGA comrades, helpful.
Platform: |
Size: 438272 |
Author: 杜菲 |
Hits:
Description: 对嵌入式系统进行内存遍历测试的源代码, 分为地址线测试, 数据线测试, 内存单元遍历测试, 是一个很完整的内存测试程序-Embedded system memory traversal test source code, testing is divided into the address line, data line test, memory test traversal unit is a complete memory test procedure
Platform: |
Size: 3072 |
Author: 笑十子 |
Hits:
Description: 基于FPGA技术的存储器设计及其应用 原理详细！！！1-Memory-based FPGA technology design and application of the principle of detail! ! ! 1
Platform: |
Size: 4096 |
Author: JP |
Hits:
Description: 该文档是作为sdram操作协议，可以作为FPGA或Asic编写代码时使用。-The document as SDRAM operating agreement, can serve as a FPGA or asic write code to use.
Platform: |
Size: 663552 |
Author: 陈泽霖 |
Hits:
Description: DDR SRAM控制器的verilog完整设计文档（包含有完整的verilog源代码），-DDR SRAM controller complete Verilog design documents (including a complete Verilog source code),
Platform: |
Size: 475136 |
Author: lipengfei |
Hits:
Description: TMS320VC5509的片外扩展存储系统设计,-TMS320VC5509 chip to expand the storage system design,
Platform: |
Size: 386048 |
Author: hht |
Hits:
Description: opb接口sdram控制器源码，标准参考设计，verilog语言-OPB SDRAM controller source interface, the standard reference design, verilog language
Platform: |
Size: 6144 |
Author: 范俊 |
Hits:
Description: s3c2410 平台 无操作系统下 对NAND flash的 读写 源代码-S3C2410 platform without operating system on NAND flash read and write source code
Platform: |
Size: 563200 |
Author: 吴志 |
Hits:
Description: 本程序是基于三星公司生产的S3C44B0X编写的对SDRAM进行编程的汇编程序-This procedure is based on Samsung
Platform: |
Size: 48128 |
Author: 王彦 |
Hits:
Description: PowerPC嵌入式系统中的SDRAM接口设计,系统以目前应用广泛的PowerPC G4 处理器MPC7410 作为核心处理器,以Tsi107 作为北桥芯片搭建嵌入式系统的硬件平台。-PowerPC embedded system SDRAM interface design, system widely used in the current PowerPC G4 processor MPC7410 as the core processor to Tsi107 as a North Bridge chip to build embedded systems hardware platform.
Platform: |
Size: 221184 |
Author: 郑宏超 |
Hits:
Description: ADI公司BF533处理器格式化SDRAM源代码。-ADI Corporation BF533 processor SDRAM formatted source code.
Platform: |
Size: 15360 |
Author: 江明 |
Hits:
Description: 5402CPU对外部扩展SDRAM的读取实验-5402CPU expansion of external SDRAM read experiment
Platform: |
Size: 50176 |
Author: renpingjun |
Hits:
Description: vivi从Nand Flash启动内核，并挂载根文件系统，我在自己的板子上已调试通过，SDRAM FLASH均为64M
Platform: |
Size: 2413568 |
Author: 张红 |
Hits:
Description: ti6713对SDRAM的操作事例说明(版本CCSv2.0)-ti6713 on SDRAM operation examples (version CCSv2.0)
Platform: |
Size: 165888 |
Author: li |
Hits:
Description: 1，原创 cyclone 2开发板，希望能对FPGA电子爱好者有一点设计帮助。
2，本PCB可以与开发者自己的PCB实现扩展。
3，注意接口已经提供5v,-5v，+3.3v,+1.2v输出。
4，带一个LED显示器，多路拨动开关，一个复位健。
5，晶振源兼容5种封装，其中一种是支持9v、5W高精度恒温晶振。
6，fpga内部2个PLL相互连接可以实现0－200MHz内任意频率输出。
Platform: |
Size: 529408 |
Author: M |
Hits:
Description: SDRAM器件mt48lc4m16.v源码，是一个功能的verilog代码。-SDRAM device mt48lc4m16.v source is a function of the Verilog code.
Platform: |
Size: 6144 |
Author: zhouni |
Hits:
Description: 星光AT91RM9200开发板的原理图,板有SDRAM，NOR FLASH ,NAND FLASH, CF卡插槽，SD卡插槽。以太网口，jtag，等等，可以参考。-Stars AT91RM9200 development board schematics, board has SDRAM, NOR FLASH, NAND FLASH, CF card slot, SD card slot. Ethernet port, jtag, etc., can refer to.
Platform: |
Size: 111616 |
Author: Potossas |
Hits:
Description: 基于TMS320C6713的原理图，整体方案，包括SDRAM，FLASH，音频接口等等。-Based on the TMS320C6713 the schematic diagram, the overall program, including SDRAM, FLASH, audio interface and so on.
Platform: |
Size: 2017280 |
Author: aaa |
Hits:
Description: ucos-ii在 阳初2440开发板的移植
可支持从norflash启动,从nandflash启动以及由其它bootloader加载到SDRAM中运行-Yang ucos-ii in the beginning of 2440 development board can support from the transplant norflash start, start from the NANDFLASH as well as by other bootloader loaded into SDRAM running
Platform: |
Size: 154624 |
Author: yyc |
Hits:
Description: 在ccs中调试DSP外部存储sdram的反色代码，主要是通过dsp/bios中的HST管道实现的。其中选用的是DM642芯片及MT48LC16M16A2的sdram，且sdram的相关时序参数已配置好。-In ccs debug DSP external memory sdram of the anti-color code, mainly through the dsp / bios in the HST pipeline implementation. One choice is the DM642 chip and MT48LC16M16A2 the sdram, sdram and the related timing parameters have been configured.
Platform: |
Size: 266240 |
Author: jinjingxia |
Hits: