Search - rx Veril

Search - rx Veril - List

[VHDL-FPGA-Verilog] test_uart DL : 0: uart VHDL code : include tx,rx,parity bit control
Date : 2025-07-06 Size : 13kb User : byungchan
[VHDL-FPGA-Verilog] uart_tx_rx DL : 0: 该工程用verilog编写，已通过串口调试助手调试通过，接收模块采用8倍波特率采样数据，有较好的滤波功能，在PC上完成自发自收功能。-Verilog prepared by the project, has passed through the serial debug debugging assistant, receiving 8 times the baud rate module sampling data, a better filtering in the PC to complete the voluntary self-close feature.
Date : 2025-07-06 Size : 1.25mb User : eric