Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - quartus2 6

Search list

[Exploit] 47_695

Description: 一个关于quartus2 6.0的破解软件-a quartus2 6.0 on the hacking software
Platform: | Size: 5586 | Author: wangxu | Hits:

[Other resource] Counter

Description: VHDL硬件描述，使用环境为Quartus2 6.1 分别为16进制及60进制计数器的源代码
Platform: | Size: 261893 | Author: 李若珍 | Hits:

[Other] 47_695

Description: 一个关于quartus2 6.0的破解软件-a quartus2 6.0 on the hacking software
Platform: | Size: 5120 | Author: wangxu | Hits:

[Software Engineering] intro_to_quartus2_v6.0_chinese

Description: quartus II 6.0 中文使用手册 intro_to_quartus2_chinese-Chinese quartus II 6.0 manual intro_to_quartus2_ english
Platform: | Size: 2068480 | Author: yysh | Hits:

[SCM] DDS

Description: 基于ｆｐｇａ，采用ｑｕａｒｔｕｓ２的ＤＤＳ信号发生器，采用高速ＤＡＣ９０８为数模芯片，并可通过５１单片机送入调制信号进行ＦＭ调制-Based on the fpga, the use of the DDS signal generator quartus2 using DAC908 number of high-speed chip module, and passed into 51 single-chip FM modulation signal modulation
Platform: | Size: 2745344 | Author: 张新 | Hits:

[VHDL-FPGA-Verilog] Counter

Description: VHDL硬件描述，使用环境为Quartus2 6.1 分别为16进制及60进制计数器的源代码-VHDL hardware description, the use of the environment Quartus2 6.1, respectively, for 16 M and 60 M-ary counter source code
Platform: | Size: 261120 | Author: 保密 | Hits:

[Embeded-SCM Develop] WDTRun_test

Description: Altera公司的NIOS2SOPC平台上的看门狗试验程序。 Quartus2软件版本5.0 NIOS2IDE软件版本5.0 硬件平台根据软件需求在Quartus2软件中构建-Altera Corporation NIOS2SOPC platform testing procedures watchdog. Quartus2 software version 5.0NIOS2IDE software version 5.0 hardware platform software requirements in accordance with the software build in Quartus2
Platform: | Size: 2048 | Author: zt g | Hits:

[Embeded-SCM Develop] USB_test

Description: Altera公司的NIOS2SOPC平台上的USB使用试验程序。 Quartus2软件版本5.0 NIOS2IDE软件版本5.0 硬件平台根据软件需求在Quartus2软件中构建。-Altera Corporation NIOS2SOPC platform USB using the test procedure. Quartus2 software version 5.0NIOS2IDE software version 5.0 hardware platform according to software requirements to build in Quartus2 software.
Platform: | Size: 22528 | Author: zt g | Hits:

[VHDL-FPGA-Verilog] QuartusII

Description: 在quartus2中实现过的VHDL源码。已经试用过。-Medium quartus2 at implementation of the VHDL source code too. Have tried them already.
Platform: | Size: 6144 | Author: dou | Hits:

[VHDL-FPGA-Verilog] aaa

Description: 自动售货机vhdl程序，有波形仿真 quartus2-Vending machine vhdl procedures, simulation waveforms
Platform: | Size: 143360 | Author: Sjn | Hits:

[VHDL-FPGA-Verilog] dianziqin

Description: 电子琴的vhdl程序与仿真 quartus2-Vhdl procedure and simulation of electronic organs quartus2
Platform: | Size: 50176 | Author: Sjn | Hits:

[VHDL-FPGA-Verilog] ADC0809VHDL

Description: ADC0809的vhdl控制程序 有波形仿真 quartus2-ADC0809 control procedures of vhdl simulation of a wave
Platform: | Size: 4096 | Author: Sjn | Hits:

[VHDL-FPGA-Verilog] chuzucheVHDL

Description: 8出租车计价器VHDL程序与仿真有波形说明 quartus2环境-8 Taximeter VHDL program description and simulation of a wave quartus2 Environment
Platform: | Size: 27648 | Author: Sjn | Hits:

[VHDL-FPGA-Verilog] QuartusII_Warning_analyse

Description: quartus2警告信息解决办法补充说明。 -quartus2 warning message solution supplement. quartus2 warning message solution supplement.
Platform: | Size: 7168 | Author: 龙也 | Hits:

[VHDL-FPGA-Verilog] How_to_use

Description: verilog使用入门教程详解。非常简单而详细的verilog入门教程，主要介绍如何使用quartus2来编写verilog程序。-Getting Started tutorial verilog Xiang Jie. Very simple and detailed verilog Getting Started tutorial focuses on how to use quartus2 to write verilog program.
Platform: | Size: 304128 | Author: 龙也 | Hits:

[Other] Crack_patch_license

Description: Quartus II 6.0 破解补丁和license设置-Quartus II 6.0 crack patch and license settings
Platform: | Size: 5120 | Author: jjx | Hits:

[File Format] 1

Description: Quartus2基础，介绍了一个新手如何从零学起使用Quartus2，-Quartus2 base, describes how a novice to learn the use of Quartus2 from zero
Platform: | Size: 78848 | Author: fayt | Hits:

[Software Engineering] example1

Description: 采用nios2的嵌入式数字钟的设计与实现，首先使用quartus2中的sopc builder设计CPU内核，然后在nios2中庸C语言来实现数字钟的功能--Embedded digital clock with nios2 the design and implementation, the first to use quartus2 the sopc builder design CPU core, and then nios2 Mean C language function digital clock-
Platform: | Size: 5659648 | Author: helinyang | Hits:

[VHDL-FPGA-Verilog] ordinary_errorsof_quartus_compile

Description: 在quartus2的运用过程中，可能会出现各种各样的错误，该文档归纳了各种可能的错误，供大家参考！-In quartus2 the application process, a variety of errors may occur, the document summarizes the various possible errors, for your reference!
Platform: | Size: 17408 | Author: 张雨朋 | Hits:

[VHDL-FPGA-Verilog] CPLD-AIRCONDITIONER

Description: 一种基于CPLD的空调控制器的程序，有代码和框图。用VHDL写的 QUARTUS2版本-CPLD-based air controller program, with code and diagram. Written QUARTUS2 version with VHDL
Platform: | Size: 518144 | Author: 黄石 | Hits:
« 12 »

CodeBus www.codebus.net