Description: 大型risc处理器设计源代码,这是书中的代码
基于流水线的risc cpu设计-large risc processor design source code, which is based on the code book pipelined design of the risc cpu Platform: |
Size: 152998 |
Author:zhengqy826 |
Hits:
Description: 龙芯2E处理器用户手册 中国科学院计算技术研究所 意法半导体公司 2006年 9 月
龙芯2E处理器是一款实现64位MIPS III 指令集的通用RISC处理器。龙芯2E的指
令流水线每个时钟周期取四条指令进行译码，并且动态地发射到五个全流水的功能部件
中。虽然指令在保证依赖关系的前提下进行乱序执行，但是指令的提交还是按照程序原
来的顺序，以保证精确中断和访存顺序执行。 -Godson 2E processor user manual CAS Institute of Computing Technology agreed that the semiconductor companies in 2006 9 Godson 2 on E processor is one realization of 64 MIPS Instruction Set III generic RISC processor. Godson 2 E. pipelined instructions every clock cycle from four decoding instructions, Dynamic and fired five full pipeline of functional components. Although the directive in ensuring dependence carried out under the premise of Out-of-order execution, However, the directive is to follow the procedures of the original order to ensure accurate and interrupted his visit to the implementation of the order deposit. Platform: |
Size: 1141809 |
Author:BQT |
Hits:
Description: 探讨RISC32处理器设计中三个关键问题包括多媒体指令集扩展设计、流水线微结构优化设计以及使RISC32成为一个真正IP核的其他相关设计问题-explore RISC32 processor design three key issues, including the expansion of multimedia instruction set design, pipelined micro-structural optimization design and make RISC32 become a truly IP-related design problems Platform: |
Size: 6598003 |
Author:林一刀 |
Hits:
Description: 大型risc处理器设计源代码,这是书中的代码
基于流水线的risc cpu设计-large risc processor design source code, which is based on the code book pipelined design of the risc cpu Platform: |
Size: 152576 |
Author: |
Hits:
Description: 龙芯2E处理器用户手册 中国科学院计算技术研究所 意法半导体公司 2006年 9 月
龙芯2E处理器是一款实现64位MIPS III 指令集的通用RISC处理器。龙芯2E的指
令流水线每个时钟周期取四条指令进行译码，并且动态地发射到五个全流水的功能部件
中。虽然指令在保证依赖关系的前提下进行乱序执行，但是指令的提交还是按照程序原
来的顺序，以保证精确中断和访存顺序执行。 -Godson 2E processor user manual CAS Institute of Computing Technology agreed that the semiconductor companies in 2006 9 Godson 2 on E processor is one realization of 64 MIPS Instruction Set III generic RISC processor. Godson 2 E. pipelined instructions every clock cycle from four decoding instructions, Dynamic and fired five full pipeline of functional components. Although the directive in ensuring dependence carried out under the premise of Out-of-order execution, However, the directive is to follow the procedures of the original order to ensure accurate and interrupted his visit to the implementation of the order deposit. Platform: |
Size: 1141760 |
Author:BQT |
Hits:
Description: 探讨RISC32处理器设计中三个关键问题包括多媒体指令集扩展设计、流水线微结构优化设计以及使RISC32成为一个真正IP核的其他相关设计问题-explore RISC32 processor design three key issues, including the expansion of multimedia instruction set design, pipelined micro-structural optimization design and make RISC32 become a truly IP-related design problems Platform: |
Size: 6597632 |
Author:林一刀 |
Hits:
Description: A programmable digital signal processor (PDSP) is a special-purpose microprocessor
with specialized architecture and instruction set for implementing DSP
algorithms. Typical architectural features include multiple memory partitions (onchip,
off-chip, data memory, program memory, etc.), multiple (generally pipelined)
arithmetic and logic units (ALUs), nonuniform register sets, and extensive
hardware numeric support [1,2]. Single-chip PDSPs have become increasingly
popular for real-time DSP applications [3,4]. Platform: |
Size: 944128 |
Author:engineer |
Hits:
Description: 用Verilog实现一个简单的单周期CPU，并运行Quicksort程序以验证正确性。-This file is written in Verilog to achieve a single cycle processor. It can run in Quartus2. Platform: |
Size: 26624 |
Author:Matgek |
Hits:
Description: 一个32位的5 级流水线处理器。在构架这个处理器的结构过程中是按照MIPS指令进行各个流水段的功能划分，并且在处理各种相关的时候参照了手头上的一个GCC_MIPS的C 语言编译器，因此支持MIPS 1指令系统。编译器的支持使这个核心有了实用价值，这个核心可以应用于各种嵌入式系统设计，代替常规的单片机实现片上系统，还可以在一个芯片里加入多个内核并且灵活的总线连接实现多处理器设计。-A 32-bit pipelined processor 5. In the framework of this processor architecture is based on the MIPS instruction process for each pipeline segment, function, and in dealing with a variety of related reference to have on hand when a GCC_MIPS C language compiler, and therefore supports MIPS 1 instruction. Compiler support to make this core has practical value, the core can be applied to a variety of embedded system design, instead of the conventional single-chip system on a chip, you can also add multiple cores in a single chip and flexible bus connection to multi-processing Platform: |
Size: 3725312 |
Author:阿斯顿 |
Hits:
Search - pipelined processor