Welcome![Sign In][Sign Up]
Location:
Search - phase detector FP

Search list

[VHDL-FPGA-Verilogphase_detector_top_v1.1

Description: 使用virlog语言编写的一个 锁相环的程序。可直接在cpld中应用。-Virlog languages use a phase-locked loop procedure. Can be directly applied in the CPLD.
Platform: | Size: 230400 | Author: 占敖 | Hits:

CodeBus www.codebus.net