Welcome![Sign In][Sign Up]
Location:
Search - lcd display verilog

Search list

[Otherverilog_lcd

Description: 用Verilog HDL 语言写的在LCD液晶上显示文字的源程序-with Verilog HDL write on the LCD display text of the source
Platform: | Size: 423936 | Author: yhr | Hits:

[VHDL-FPGA-Verilog9.2_LCD_PULSE

Description: 基于Verilog-HDL的硬件电路的实现 9.2 具有LCD显示单元的可编程单脉冲发生器   9.2.1 LCD显示单元的工作原理   9.2.2 显示逻辑设计的思路与流程   9.2.3 LCD显示单元的硬件实现   9.2.4 可编程单脉冲数据的BCD码化   9.2.5 task的使用方法   9.2.6 for循环语句的使用方法   9.2.7 二进制数转换BCD码的硬件实现   9.2.8 可编程单脉冲发生器与显示单元的接口   9.2.9 具有LCD显示单元的可编程单脉冲发生器的硬件实现   9.2.10 编译指令-"文件包含"处理的使用方法 -based on Verilog-HDL hardware Circuit of 9.2 LCD display module with the series Single-Pulse Generator 9.2.1 LCD display module Principle 9.2.2 shows the logic design Thinking and Process 9.2.3 LCD display module hardware 9.2.4 programmable single pulse data BCD of the task 9.2.5 9.2.6 for the use of the phrase cycle use 9.2.7 binary conversion of BCD programmable hardware 9.2.8 single pulse generator with a said unit 9.2.9 interface with the LCD display module programmable pulse generator hardware 9 .2.10 compiler directives- "document includes" the use of
Platform: | Size: 5120 | Author: 宁宁 | Hits:

[assembly languagelcd_module

Description: verilog code which receive from uart RX and then output to lcd text display.
Platform: | Size: 2048 | Author: 蔡俊仪 | Hits:

[VHDL-FPGA-Veriloglcdfinal

Description: LCD显示,用verilog写的,quartus-LCD display,verilog,quartusII
Platform: | Size: 510976 | Author: amy | Hits:

[VHDL-FPGA-VerilogLCD

Description: 利用FPGA和硬件描述语言来控制字符型液晶显示器的读写-The use of FPGA and hardware description language to control the read and write character LCD display
Platform: | Size: 2669568 | Author: qinkui | Hits:

[VHDL-FPGA-VerilogLCD

Description: 有限状态机的设计——LCD显示控制实验,用VHDL编写程序,整片报告-Finite state machine design- LCD display control experiments, using VHDL programming, the whole report
Platform: | Size: 147456 | Author: alan | Hits:

[VHDL-FPGA-VerilogLibra_ps2key_lcd

Description: 用Verilog语言实现的PS2小键盘输入和1602 LCD显示的功能。无需修改,已经调试通过了。直接可以当成一个模块用于FPGA/CPLD系统开发过程。 这个代码是我在Libra环境下开发Actel FPGA时写的。-Verilog language using the PS2 keyboard and a small 1602 LCD display features. No changes have been adopted debugging. Directly as a module for the FPGA/CPLD system development process. This code is my development environment in Libra when written in Actel FPGA.
Platform: | Size: 6144 | Author: 赵二虎 | Hits:

[VHDL-FPGA-VerilogDE2_70_TV

Description: --- --- --- -Verilog--- --- ---- This design converts DVD video into a format suitable for display on a CRT/LCD monitor. A DVD video source, such as a DVD player, should be connected to the VIDEO IN port on the DE2-70 board. A CRT/LCD monitor should be connected to the VGA port. The DVD video should be displayed on the monitor. Initially, the video may be shifted vertically press KEY0 to force the design to resynchronize.--------------------Verilog---------------- This design converts DVD video into a format suitable for display on a CRT/LCD monitor. A DVD video source, such as a DVD player, should be connected to the VIDEO IN port on the DE2-70 board. A CRT/LCD monitor should be connected to the VGA port. The DVD video should be displayed on the monitor. Initially, the video may be shifted vertically press KEY0 to force the design to resynchronize.
Platform: | Size: 168960 | Author: Sami | Hits:

[SCMLCD

Description: LCD显示的完整代码,采用Verilog编写-LCD display complete code, the use of Verilog to prepare
Platform: | Size: 405504 | Author: 陈成 | Hits:

[VHDL-FPGA-Verilog1602

Description: verilog HDL语言编写的完整工程,功能是点亮1602lcd,在lcd上显示英文和数字-verilog HDL languages complete works, the functions of light 1602lcd, in the lcd display in English and the number of
Platform: | Size: 331776 | Author: sky | Hits:

[VHDL-FPGA-VerilogLCD_Top

Description: FPGA 的verilog LCD显示代码-FPGA code in verilog LCD display
Platform: | Size: 3072 | Author: xcxscf | Hits:

[VHDL-FPGA-Verilog1602LCD

Description: 1602lcd 显示程序,用Verilog语言编写,经测试程序运行没有问题!-1602lcd display program, with the Verilog language, tested program is running there is no problem!
Platform: | Size: 70656 | Author: 韩瑞 | Hits:

[SCM18B20LCD1602temperaturedisplayexperiment

Description: LCD1602液晶显示屏显示18B20温度传感器数据实验-LCD1602 LCD display shows the temperature sensor 18B20 data experiments
Platform: | Size: 2048 | Author: aquan0705 | Hits:

[VHDL-FPGA-VerilogLCD1602_Verilog

Description: 1602液晶显示字符串..用FPGA来控制1602液晶显示.-1602 LCD display with a FPGA to control the string .. 1602 LCD.
Platform: | Size: 897024 | Author: 罗小明 | Hits:

[VHDL-FPGA-VerilogLCD

Description: DE2板上的LCD显示器驱动程序和相应的测试程序,verilog语言写的。-DE2 LCD display driver board and the corresponding test procedures, verilog language to write.
Platform: | Size: 2048 | Author: 陶陶 | Hits:

[VHDL-FPGA-VerilogDE1-Practice-VGA-display-

Description: 用altera的fpga设计的DE1开发板作为硬件平台实现VGA显示,verilog实现的,8种色彩,作为fpga驱动vga液晶的入门。DE1实践之VGA显示(8bit色彩)-Altera fpga design with the DE1 board as a hardware platform development VGA display, verilog implementation, 8 colors, as the introduction to fpga driver vga LCD--- DE1 Practice VGA display (8bit color)
Platform: | Size: 13312 | Author: wuwei | Hits:

[VHDL-FPGA-VerilogLCD12864

Description: 1 fpga驱动lcd液晶12864的verilog源程序 (显示英文,可以在源程序中直接修改成自己想要显示的英文) 2 引脚配置完成,程序已经测试,完全好用 3 使用的FPGA芯片是altera的max2EP2C5T1-1 fpga driver' s verilog source code 12864 lcd LCD (display in English, you can directly modify the source program into what you want displayed in English) 2-pin configuration is completed, the program has been tested, completely easy to use 3 FPGA chip is used in the altera max2EP2C5T144
Platform: | Size: 619520 | Author: pomao | Hits:

[VHDL-FPGA-VerilogFPGA-verilog-LCD-display

Description: FPGA实现LCD显示文字,是利用verilog HDL实现的,非常适合初学者,简单易懂。可以用来开发与此类似的功能-FPGA Implementation of LCD display text, is implemented using verilog HDL, is ideal for beginners, easy to understand. Can be used to develop and function like this
Platform: | Size: 421888 | Author: 范范 | Hits:

[OtherUART-DISPLAY

Description: lcd 显示,Verilog语言,串口接收数据,并在LCD中显示,波特率9600,包括主文件,LCD控制文件,波特率发生文件-lcd display Verilog language, serial port to receive data, and the LCD display, baud rate of 9600, including the master file, the LCD control file, the baud rate generator file
Platform: | Size: 533504 | Author: jsquare | Hits:

[VHDL-FPGA-Verilogverilog-HDL--LCD-display-

Description: 用verilog HDL 实现LCD显示-using verilog HDL to LCD display
Platform: | Size: 2048 | Author: gx | Hits:
« 12 3 4 5 6 »

CodeBus www.codebus.net