Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - fpga clock keyboard

Search list

[VHDL-FPGA-Verilog] InterefacingPS2Keyboard

Description: FPGA/keyboard interface is shown in figure 1. When the FPGA “reads” the Data or Clock inputs both PS2Data_out and PS2Clk_out are kept low which puts the tri-state buffers in high impedance mode. When the FPGA "writes" a logic 0 on an output, the corresponding x_out (x = PS2Data or PS2Clk) signal is set high which pulls the line low. When “writing” logic 1 the FPGA simply sets the x_out signal low.
Platform: | Size: 432128 | Author: qweqweqwe | Hits:

[VHDL-FPGA-Verilog] mcu-fpga

Description: 目录 FPGA & MCU 开发板介绍 实验1 QuartusII 软件应用 实验2 Keil C51 应用 实验3 字符型LCD YM1602 的应用 实验4 带字库的中文LCD YM12864 的应用 实验5 时钟芯片DS1302 的应用 实验6 I2C 总线器件AT24C64 的应用 实验7 数字温度传感器的应用 实验8 行列式键盘 实验9 硬件电子琴的设计 实验10 AD 与DA 的使用 实验11 简易DDS 信号源设计 实验12 用模拟示波器显示多路波形 实验13 Quartus Ⅱ 内嵌逻辑分析仪SignalTap Ⅱ的使用 附录1 FPGA 驱动程序下载线安装步骤 附录2 YM12864 指令表 附录3 开发板原理图-Catalog FPGA & MCU Development Board introduced the software application test experiment 1 QuartusII 2 Keil C51 character LCD YM1602 Application Experiment 3 Experiment 4, the application of the Chinese character LCD YM12864 with the application of experimental application of 5 DS1302 clock chip experiment 6 I2C bus devices AT24C64 the Application of experimental application of digital temperature sensor 7 Experiment 8 Experiment 9 determinant hardware keyboard keyboard design experiments 10 AD and the DA' s 11 easy to use experimental design experiments DDS signal source 12 with the analog oscilloscope waveform display multiple experiments embedded logic analyzer 13 Quartus Ⅱ the use of instruments SignalTap Ⅱ Appendix 1 FPGA download cable driver installation steps in Appendix 2 YM12864 instruction sheet Appendix 3 development board schematics
Platform: | Size: 1640448 | Author: lyy | Hits:

[VHDL-FPGA-Verilog] FPGA

Description: 主要介绍VHDL下，电子时钟、LCD、LED、电子琴，电梯等开发程序。-Introduces the VHDL, the electronic clock, LCD, LED, keyboard, elevator and other development programs.
Platform: | Size: 13878272 | Author: huizeng | Hits:

[VHDL-FPGA-Verilog] exam3

Description: 对sparten 3E fpga的板子的一个各个功能模块的多功能vhdl程序，包括键盘防抖，数字时钟等-Sparten 3E fpga of the board of a multi-purpose function modules vhdl procedures, including keyboard, image stabilization, digital clock, etc.
Platform: | Size: 2060288 | Author: 邓民明 | Hits:

[VHDL-FPGA-Verilog] Clock_1602

Description: 基于FPGA的1602时钟显示,驱动1602显示时钟,矩阵键盘调时-1602 FPGA-based clock display, clock display driver 1602, when the transfer matrix keyboard
Platform: | Size: 28672 | Author: dong liang ti | Hits:

[VHDL-FPGA-Verilog] Nios_Clock

Description: FPGA平台下基于Nios II的数字闹钟的源程序，从DS1302读取时钟数据，在LCD12864上显示出来，按键控制闹钟设定，蜂鸣器闹铃。-Digital clock Nios II source program based on the FPGA platform, clock read data from the DS1302, in the LCD12864 display, keyboard control alarm, buzzer alarm.
Platform: | Size: 12622848 | Author: 光速不变 | Hits:

[VHDL-FPGA-Verilog] clock_lcd

Description: 基于altera FPGA的多功能数字钟程序，但是不是简单的数字钟，还支持VGA图形化钟表显示，并且有鼠标，键盘，温度显示等等功能。-Altera FPGA based multi-functional digital clock program, but not a simple digital clock, timepiece also supports VGA graphics display, and there is a mouse, keyboard, temperature display and more.
Platform: | Size: 203776 | Author: 周成 | Hits:

[Embeded-SCM Develop] 至简设计法--闹钟

Description: 闹钟 工程说明 本工程包括矩阵键盘和数码管显示模块，共同实现一个带有闹钟功能、可设置时间的数字时钟。 案例补充说明 我们通过建立四个清晰直观的模块（数码管显示模块，矩阵键盘扫描模块，时钟计数模块，闹钟设定模块），以及建立完善的信号列表和运用verilog语言编写简洁流畅的代码，实现电子闹钟时、分、秒计时以及设置、修改、重置等功能。(alarm clock Engineering description This project includes matrix keyboard and digital display module, together with a digital clock with alarm clock function and set time. Case Supplement We build four clear and intuitive module (digital display module, matrix keyboard scanning module, clock counting module, alarm clock module), and establish and perfect the code signal list using Verilog language is concise and fluent, electronic clock, minutes and seconds, setting, modify, reset and other functions.)
Platform: | Size: 174080 | Author: 明德扬科教 | Hits:

[VHDL-FPGA-Verilog] 课程设计-数字钟

Description: 具有计时 设置时间 闹钟 秒表 功能的数字钟设计 外设矩阵键盘(Digital clock design peripheral matrix keyboard with the function of timing setting time alarm clock stopwatch)
Platform: | Size: 13769728 | Author: peennnnnn | Hits:

CodeBus www.codebus.net