Welcome![Sign In][Sign Up]
Location:
Search - fpga and nios

Search list

[OS Developourdev_187433

Description: FPGA and NIOS原理图,很实用,很重要的东西
Platform: | Size: 24982 | Author: cj | Hits:

[VHDL-FPGA-VerilogFPGAUART

Description: 一个基于FPGA的串口程序,已经经过验证,对用FPGA做串口的朋友提供参考和借鉴!-an FPGA-based serial procedures have proven, right Serial do with FPGA reference for a friend and borrow!
Platform: | Size: 311296 | Author: 舟舟 | Hits:

[Embeded-SCM DevelopSIN_fashengqi

Description: 2006altera大赛-基于软核Nios的宽谱正弦信号发生器设计:摘要:本设计运用了基于 Nios II 嵌入式处理器的 SOPC 技术。系统以 ALTERA公司的 Cyclone 系列 FPGA 为数字平台,将微处理器、总线、数字频率合成器、存储器和 I/O 接口等硬件设备集中在一片 FPGA 上,利用直接数字频率合成技术、数字调制技术实现所要求波形的产生,用 FPGA 中的 ROM 储存 DDS 所需的波形表,充分利用片上资源,提高了系统的精确度、稳定性和抗干扰性能。使用新的数字信号处理(DSP)技术,通过在 Nios 中软件编程解决 不同的调制方式的实现和选择。系统频率实现 1Hz~20MHz 可调,步进达到了1Hz;完成了调幅、调频、二进制 PSK、二进制 ASK、二进制 FSK 调制和扫频输出的功能。 -2006altera race-based soft-core Nios wide spectrum of sinusoidal signal generator design : Abstract : The use of design-based Nios II embedded processor SOPC technology. Altera Corporation system to the Cyclone FPGA series of digital platform, microprocessor, bus, Digital Frequency Synthesizer, memory and I/O interface hardware concentrated in an FPGA, the use of direct digital frequency synthesis technology and digital modulation waveforms required to achieve the rise, Using FPGA ROM storage of the DDS waveform table, and make full use of on-chip resources, improve the system's accuracy, stability and robustness. Use of new digital signal processing (DSP) technology, Nios through software programming to solve different ways of achieving modulation and choice. Realize the system freq
Platform: | Size: 407552 | Author: 刘斐 | Hits:

[VHDL-FPGA-Verilogeluosi_game

Description: 这是一个基于NIOSII的俄罗斯方块游戏设计,是基于FPGA的,利用流模式DMA传输实现游戏。-This is a box based on the Russian NIOSII game design, is based on the FPGA, and the use of streaming mode DMA transfer realize the game.
Platform: | Size: 8551424 | Author: 木 易 | Hits:

[Embeded-SCM Developvgac_sst160aN

Description: 基于fpga和sopc的用VHDL语言编写的EDA的32位Nios CPU嵌入式系统及其DMA设计俄罗斯方块游戏机-FPGA and SOPC based on the use of VHDL language EDA 32-bit Nios CPU and the DMA design of embedded systems Tetris game
Platform: | Size: 2194432 | Author: 多幅撒 | Hits:

[Embeded-SCM DevelopFPGA_NIOS

Description: 高速FPGA(NIOS II)系统设计和实现-High-speed FPGA (NIOS II) system design and realization of
Platform: | Size: 96256 | Author: 11 | Hits:

[OS Developourdev_187433

Description: FPGA and NIOS原理图,很实用,很重要的东西-FPGA and NIOS schematic diagram, it is useful, very important things
Platform: | Size: 24576 | Author: cj | Hits:

[OtherFPGANIOSkuaisurumenjiaocheng

Description: FPGA nios ii 快速入门教程 适用于初学者 简单易懂 方便-FPGA nios ii QuickStart for easy convenience beginners
Platform: | Size: 2038784 | Author: 陈鹏 | Hits:

[ARM-PowerPC-ColdFire-MIPSnios_ram

Description: nios 中读写sdram的程序,适用于epc2 cyclone二代FPGA板子-Nios SDRAM read and write the procedures applicable to epc2 cyclone II FPGA board
Platform: | Size: 481280 | Author: 肖文 | Hits:

[Software EngineeringNiosII_implementation_in_CCD_Camera_for_Pi_of_the_

Description: The concept of the Altera Nios II embedded processor implementation inside Field Programmable Gate Array [FPGA] of the CCD camera for the “Pi of the Sky” experiment is presented. The digital board of the CCD camera, its most important components, current implementation of firmware [VHDL] inside the FPGA and the role of external 8051 microcontroller is briefly described. The main goal of the presented work is to get rid of the external microcontroller and to design new system with Nios II processor built inside FPGA chip. Constraints for implementing the design into the existing camera boards are discussed. New possibilities offered by a larger FPGA for next generation of cameras are considered.-The concept of the Altera Nios II embedded processor implementation inside Field Programmable Gate Array [FPGA] of the CCD camera for the “Pi of the Sky” experiment is presented. The digital board of the CCD camera, its most important components, current implementation of firmware [VHDL] inside the FPGA and the role of external 8051 microcontroller is briefly described. The main goal of the presented work is to get rid of the external microcontroller and to design new system with Nios II processor built inside FPGA chip. Constraints for implementing the design into the existing camera boards are discussed. New possibilities offered by a larger FPGA for next generation of cameras are considered.
Platform: | Size: 1427456 | Author: Francis Wu | Hits:

[Software Engineeringccd-nios

Description: 提出一种面阵CCD的驱动和数据采集系统的设计方案,采用了nios和cpld的组合。-Presents a planar array CCD drive and data acquisition system design, using a combination of nios and cpld
Platform: | Size: 277504 | Author: | Hits:

[SCMLED

Description: 本设计运用了基于 Nios II 嵌入式处理器的 SOPC 技术。系统以 ALTERA 公司的 Cyclone II 系列 FPGA 为数字平台,将微处理器、Avalon 总线、LED 点阵扫描控制器、存储器和人机接口控制器等硬件设备集中在一片 FPGA 上,利用片内硬件来实现 LED 点阵的带地址扫描,降低系统总功耗和简化 CPU 编程的同时,提高了系统的精确度、稳定性和抗干扰性能。-This design used the Nios II embedded processor based on SOPC technology. System to ALTERA' s Cyclone II series FPGA for digital platforms, microprocessors, Avalon bus, LED dot matrix scan controller, memory and man-machine interface controller and other hardware devices focused on an FPGA, using on-chip hardware to achieve the LED dot-matrix band address scan, reducing the total system CPU power consumption and simplify programming while increasing the system' s accuracy, stability and anti-jamming performance.
Platform: | Size: 968704 | Author: 叶子 | Hits:

[Embeded-SCM Developnios_lcd_3c120

Description: Cyclone III FPGA Nios II LCD开发程序,包括QuartusII工程及Verilog源码。-Cyclone III FPGA Nios II LCD development process, including the QuartusII engineering and source code.
Platform: | Size: 3079168 | Author: wei | Hits:

[Othermp3_player

Description: FPGA采用NIOS II 实现MP3功能 包括硬件程序及内核程序-FPGA with NIOS II implementation process and MP3 functions including hardware kernel
Platform: | Size: 6385664 | Author: 小杨 | Hits:

[VHDL-FPGA-VerilogDE2_70_AUDIO

Description: 是用VERILOG HDL和NIOS II C/C++ 编的DE2-70板子的音频编解码芯片的使用工程-Is VERILOG HDL and NIOS II C/C++ code of the DE2-70 board in the audio codec chip, the use of project
Platform: | Size: 21566464 | Author: 覃建策 | Hits:

[VHDL-FPGA-VerilogVideo_and_image_Processing

Description: FPGA开发板实现图像处理 该例子包含了SOPC和NIOS代码,同时有PDF说明-FPGA development board for image processing of the case includes SOPC and NIOS code, while a PDF description
Platform: | Size: 4486144 | Author: gdr | Hits:

[VHDL-FPGA-Verilogsopc

Description: 文件包括:FPGA及DSP+Builder Nios II Software User guide chinese NIOSII那些事 Nosi Ⅱ入门 SOPC系统设计入门教程-Documents include: FPGA and DSP+ Builder Nios II Software User guide chinese NIOSII those things Nosi Ⅱ entry SOPC Design Tutorial
Platform: | Size: 15732736 | Author: huhui | Hits:

[VHDL-FPGA-Verilogmake-NIOS-elf-FPGA-sof_into-jic

Description: 将FPGA的硬件配置程序和NIOS产生的软件程序合并,方便下载。-The FPGA hardware configuration program and NIOS software program produced by merging, easy download.
Platform: | Size: 5120 | Author: 刘岩 | Hits:

[OtherFPGA-and-NIOS-analyzer

Description: 基于FPGA和NIOSⅡ的频谱分析仪的设计-Based on FPGA and NIOS Ⅱ design spectrum analyzer
Platform: | Size: 317440 | Author: zpk11111 | Hits:

[Embeded-SCM DevelopALTERA based NIOS system

Description: 基于ALTERA的NIOS系统的车载显示系统(车载摄像头和TFT显示器)设计源代码(ALTERA based NIOS system on-board display system (on-board camera and TFT display) design source code)
Platform: | Size: 770048 | Author: 大萝卜哥哥 | Hits:
« 12 3 4 5 6 »

CodeBus www.codebus.net