Search - fft pipeline

[VHDL-FPGA-Verilog] 16Point-radix4-FFT

Description: 本文提出一個根值4 蝴蝶元素使用(m, n) - 櫃臺減少硬體複雜, 延遲時間, 和電力消費被介入在使用常規加法器。並且一臺修改過的換向器為FFT 算法被描述與用管道運輸的實施一起為連續輸入資料減少資料記憶要求。-This paper presents a root element of the use of 4 Butterfly (m, n)- the counter to reduce the hardware complexity, latency, and power consumption has been involved in the use of conventional adder. And a modified commutator for the FFT algorithm has been described with the use of pipeline transportation for the implementation of continuous input data together with information to reduce memory requirements.
Platform: | Size: 3072 | Author: 旻倫 | Hits:

[Program doc] Pipeline_FFT

Description: Description of a pipeline architecture for a FFT processor, based on the R22SDF algorithm.
Platform: | Size: 194560 | Author: rhadookoo | Hits:

[VHDL-FPGA-Verilog] lunwen

Description: 潘明海　刘英哲　于维双 (论文) 中文摘要：本文讨论了一种可在FPGA上实现的FFT结构。该结构采用基于流水线结构和快速并行乘法器的蝶形处理器。乘法器采用改进的Booth算法，简化了部分积符号扩展，使用Wallace树结构和4-2压缩器对部分积归约。以8点复点FFT为实例设计相应的控制电路。使用VHDL语言完成设计，并综合到FPGA中。从综合的结果看该结构可在XC4025E-2上以52MHz的时钟高速运行。在此基础上易于扩展为大点数FFT运算结构。 -Pan Minghai Liuying Zhe Yu-dimensional pairs (thesis) Chinese Abstract: This paper discusses an FPGA can be implemented on the structure of the FFT. The architecture based on pipeline architecture and fast parallel multiplier butterfly processor. Multiplier using modified Booth algorithm simplifying the partial product sign extension, use the Wallace tree and 4-2 compressor for partial product reduction. 8-point complex-point FFT as an example design of the corresponding control circuit. To complete the design using the VHDL language, and integrated into the FPGA. From the results of a comprehensive look at the structure can be XC4025E-2 with 52MHz clock on the high-speed operation. On this basis, easy to expand the structure for large point FFT operations.
Platform: | Size: 128000 | Author: culun | Hits:

[Algorithm] pipeline

Description: this document explain how to implement the Pipeline FFT
Platform: | Size: 68608 | Author: Eid | Hits:

[Software Engineering] RADIXponint

Description: radix 64 point pipeline fft.in the field of fpga design
Platform: | Size: 152576 | Author: bowya | Hits:

[VHDL-FPGA-Verilog] High-Speed-FFT

Description: 优秀硕士论文，课题采用现场可编程门阵列((FPGA)，设计实现了一种超高速FFT处理器。目前，使用FPGA实现FFT多采用基2和基4结构，随着FPGA规模的不断扩大，使采用更高基数实现FFT变换成为可能。本课题就是采用Alter的Stratix II芯片完成了基16-FFT处理器的设计。在设计实现过程中，以基2-FFT搭建基16-FFT的运算核，合理安排时序，解决了碟形运算、数据传输和存储操作协调一致的问题。由于采用流水线工作方式，使整个系统的数据交换和处理速度得以很大提高。本设计实现了4096点和256点的变换，两个内部运算时钟都可以达到1 OOMHz以上，其中256点变换的数据吞吐率高达1.36GHz -a design of ultra high speed FFT processor based onFPGA is developed in this paper. At present we always use radix-2 and radix-4 tocarry out FFT. When the scale of FPGA is panding,it s possible to implement higher radix FFT. This topic uses Stratix II of Altera company to carry out a processor of radix一16 FFT.In this design, radix-16 FFT is carried out by radix-2FFT, The design uses rational time sequence arrangement to make butterflycomputing,data transformation and memory coincide.In order to avoid the bottleneck,pipeline pattern is used,this method acceletates the operating.Thescheme realizes the 4096-points and 256-points FFT, their operation clocks canboth reach above 100MHz. Among them ,the throughput of 256-points FFT is up to1.36GHz.
Platform: | Size: 3759104 | Author: 陈子牙 | Hits:

[Program doc] Word-Length-on-FFT

Description: This paper presents a simulation-based method to determine the data word length for pipeline FFT/IFFT processors.
Platform: | Size: 27648 | Author: nelson831002 | Hits:

[VHDL-FPGA-Verilog] HE

Description: thuat toan fft so do tinh fft pipeline that kho hieu
Platform: | Size: 194560 | Author: tuan anh | Hits:

[VHDL-FPGA-Verilog] FIR_filter_design

Description: FTR滤波器设计文档，几个常用方法，切比雪夫，流水线，FFT-FTR filter design documents, several commonly used methods, Chebyshev, pipeline, FFT, etc.
Platform: | Size: 595968 | Author: chen | Hits:

[VHDL-FPGA-Verilog] 64point_FFT

Description: 64-point Pipeline FFT，包含Verilog语言编写的64点FFT运算rtl级程序以及测试程序，此外，还包含设计文档。-64-point Pipeline FFT, Verilog language includes a 64 point FFT computation rtl-level procedures and testing procedures, in addition, includes the design documents.
Platform: | Size: 1249280 | Author: 小飞 | Hits:

[Post-TeleCom sofeware systems] fft3

Description: 3点的快速傅里叶变换，基于流水线结构的，已经通过仿真-3 FFt pipeline
Platform: | Size: 1024 | Author: wang | Hits:

[Software Engineering] 10BEC047

Description: Pipeline FFT processor is a specified class of processors for DFT computation utilizing fast algorithms
Platform: | Size: 142336 | Author: Manish Bansal | Hits:

[VHDL-FPGA-Verilog] 8-point-pipeline-fft-by-verilog.pdf

Description: 简单的8位基2 流水 fft verilog-Simple 8 base 2 pipelined fft verilog
Platform: | Size: 220160 | Author: 张涛 | Hits:

[Other] 219140

Description: article. this is not mine.
Platform: | Size: 1262592 | Author: SimPooh | Hits:

[Other] e95-a_2_550

Description: article. this is not mine. thank you
Platform: | Size: 2250752 | Author: SimPooh | Hits:

Category

Source Code

Web/Internet

Develop Tools

Document

Other

Search in results

OS

Platform

Language

File Type

Search list