Search - elevator state machine verilog

Search - elevator state machine verilog - List

[Software Engineering] elevator DL : 0: 基于VHDL程序设计电梯的状态机.共六层的电梯有16个输入.其中包括5个上升,5个下降和六个电梯内的控制部分.-Program Design Based on VHDL elevator state machine. A total of 16 six-storey elevator input. Including five increased, five declined and six parts of the elevator control.
Date : 2025-07-12 Size : 326kb User : 范生德
[VHDL-FPGA-Verilog] StateMachine DL : 0: VERILOG语言，ISE13.4实现的步进电梯的状态机，可以仿真。-VERILOG language, ISE13.4 achieve step elevator state machine can be simulated.
Date : 2025-07-12 Size : 203kb User : tom