Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - combine veril

Search list

[VHDL-FPGA-Verilog] 结合XILINXCPLD RS232通信(verilog)

Description: 结合XILINXCPLD所做的模拟RS232通信verilog源程序-XILINXCPLD combine the simulation RS232 communication Verilog source
Platform: | Size: 121856 | Author: 于飞 | Hits:

[VHDL-FPGA-Verilog] combine_module

Description: 本代码根据包头、包尾指示，将两路数据合路调度成一路输出-The code according to Baotou, including the end of the instructions will be two-way data path scheduling together all the way into the output
Platform: | Size: 2048 | Author: yang | Hits:

CodeBus www.codebus.net