Welcome![Sign In][Sign Up]
Location:
Search - code for rom in verilog

Search list

[VHDL-FPGA-Verilog8bitsine

Description: 8bit采样sine波形发生器,一共两个文件,各自用VHDL和VERILOG编写,通信开发平台专用-8bit sampling sine wave generator, a total of two papers, each with VHDL and VERILOG preparation, communications development platform dedicated
Platform: | Size: 5120 | Author: 王刚 | Hits:

[VHDL-FPGA-Verilogrom

Description: Read-only memory,Verilog code
Platform: | Size: 8192 | Author: leigh lee | Hits:

[VHDL-FPGA-Verilogrom

Description: 我用VHDL写的正弦,用FPGA内部ROM,有仿真testbench,在quartus里可以运行。在板子里已经验证-I used to write VHDL sinusoidal, using FPGA internal ROM, has simulation testbench, you can run in Quartus. Yard has already been verified in the plates
Platform: | Size: 651264 | Author: jimmy | Hits:

[VHDL-FPGA-VerilogRAM_Examples

Description: Verilog hdl code for representing ram and rom "memory" using many methods
Platform: | Size: 5120 | Author: Muftah | Hits:

[SCMrom

Description: Rom的读取的Verilog代码,自己编写的,大家参考参考啊-Rom read the Verilog code, I have written, your information ah
Platform: | Size: 1024 | Author: keke | Hits:

[VHDL-FPGA-VerilogSPI_controller

Description: SPI serial flash ROM的verilog源代码, 针对winbond W25x16,已经经过逻辑验证,并实际用在芯片设计中,作为一个模块,正常工作.-SPI serial flash ROM in verilog source code for winbond W25x16, logic has been verified, and actually used in chip design, as a module to work.
Platform: | Size: 8192 | Author: Jerd Hu | Hits:

[VHDL-FPGA-VerilogVGA_char_ROM_success

Description: Verilog HDL语言编写的基于M4K块配置ROM的字符数据存储VGA显示实验代码,引脚分配适用于21EDA的EP2C8Q208开发板, 详细解说请参见特权同学《深入浅出玩转FPGA》视频教程中的《Lesson30:SF-EP1C开发板实验9——基于M4K块配置ROM的字符数据存储VGA显示实验》-experimental code written in Verilog HDL language,ROM configuration based on M4K block for the character data storage and VGA display, pin assignment for the EP2C8Q208 21EDA development board, for a detailed explanation you can see 《Lesson30:SF-EP1C开发板实验9——基于M4K块配置ROM的字符数据存储VGA显示实验》in the book《深入浅出玩转FPGA》.
Platform: | Size: 785408 | Author: LM | Hits:

[VHDL-FPGA-VerilogROM

Description: 本代码实现的是生成随机数的verilog 代码。可在ModelSim中仿真-The code is the verilog code to generate random numbers. In the simulation in the ModelSim
Platform: | Size: 1024 | Author: kmao | Hits:

[VHDL-FPGA-VerilogVGA_ROMCHAR

Description: verilog源代码,实现将字符数据存储到rom里面,在输出到vga显示,适用vertex5-verilog source code to achieve the character data stored in the rom inside, in the output to vga display for vertex5
Platform: | Size: 1897472 | Author: flier | Hits:

CodeBus www.codebus.net