Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - XILINX ppt

Search list

[Other resource] ise_tutarial

Description: xilinx培训教程讲义，好几个ppt，讲解十分详细-xilinx Training Guide overhead, several ppt, on the very detailed
Platform: | Size: 12368455 | Author: jihuijie | Hits:

[Other resource] PPT_timing-constraint

Description: PPT的形式演示Xilinx-ISE环境下时序约束的实现个结果
Platform: | Size: 615373 | Author: joan | Hits:

[Software Engineering] ise_tutarial

Description: xilinx培训教程讲义，好几个ppt，讲解十分详细-xilinx Training Guide overhead, several ppt, on the very detailed
Platform: | Size: 12367872 | Author: jihuijie | Hits:

[Software Engineering] Xilinx_ISE_chinese

Description: Xilinx ISE的中文教程,十分易懂,包你学会,当初我就是靠这个学的-Xilinx ISE Chinese guides, very easy to understand, including the Institute of you, when I was on the school
Platform: | Size: 934912 | Author: 何思涵 | Hits:

[Other] 7

Description: xilinx EDK工程一例 MicroBlaze 内置USB固件程序-xilinx EDK project MicroBlaze case of built-USB firmware
Platform: | Size: 3152896 | Author: 隔夜凉茶 | Hits:

[VHDL-FPGA-Verilog] PPT_timing-constraint

Description: PPT的形式演示Xilinx-ISE环境下时序约束的实现个结果
Platform: | Size: 615424 | Author: joan | Hits:

[Special Effects] xapp485

Description: XILINX公司关于平板显示"LVDS接收"的参考设计,已经过验证非常成熟,用于使用FPGA来做图象增强,Gamma校正,动态背光控制等的设计! -XILINX company on the flat panel display
Platform: | Size: 2361344 | Author: Ray Luo | Hits:

[VHDL-FPGA-Verilog] verilog

Description: 一个很好的关于verilog的PPT 第1章 EDA设计与Verilog HDL语言概述 第2章 Verilog HDL基础与开发平台操作指南 第3章 Verilog HDL程序结构 第4章 VERILOG HDL语言基本要素 第5章 面向综合的行为描述语句 第6章 面向验证和仿真的行为描述语句 第7章 系统任务和编译预处理语句 第8章 VERILOG HDL可综合设计的难点解析 第9章 高级逻辑设计思想与代码风格 第10章 可综合状态机开发实例 第11章 常用逻辑的VERILOG HDL实现 第12章 XILINX硬核模块的VERILOG HDL调用 第13章 串口接口的VERILOG HDL设计-A good verilog of PPT on Chapter 1 of EDA Design and Verilog HDL language outlined in Chapter 2 based on Verilog HDL and development platform Operations Guide Chapter 3 Verilog HDL program structure VERILOG HDL languages Chapter 4 Chapter 5 for the basic elements of an integrated behavioral description statement in Chapter 6 for the verification and simulation of the behavior of the system described in Chapter 7 mission statements and prepared statements compiled in Chapter 8 VERILOG HDL design can be integrated Difficulties in Chapter 9, advanced logic design and coding style Chapter 10 Comprehensive state machine instance can be developed in Chapter 11 to achieve common logic VERILOG HDL Chapter 12 XILINX hard core module VERILOG HDL called Chapter 13 Serial Interface VERILOG HDL design
Platform: | Size: 27825152 | Author: lyy | Hits:

[VHDL-FPGA-Verilog] ThetrainingcourseofXilinxcompany

Description: xilinx公司2007年上海培训课程资料，主要是PPT。非常好的资料-xilinx Shanghai in 2007 training material, mainly PPT. Very good information
Platform: | Size: 12529664 | Author: 徐小明 | Hits:

[VHDL-FPGA-Verilog] Xilinx_ISE_PPT(whole)

Description: Xilinx_ISE_大学计划使用教程PPT(全) Xilinx_ISE_大学计划使用教程PPT_1包括：Xilinx公司产品概述，Xilinx公司软件平台介绍，Xilinx公司ISE10.1软件 设计流程介绍，PicoBlaze的8位微控制器概述，PicoBlaze的简单处理解决方案，PicoBlaze的一个实例，PicoBlaze指令集详解； Xilinx_ISE_大学计划使用教程PPT_2包括： PicoBlaze指令集详解，KCPSM3 汇编器，KCPSM3编程语法，KCPSM3中断处理，KCPSM3 CALL/RETURN栈，KCPSM3共享程序空间，KCPSM3输出端口的设计，KCPSM3输出入端口的设计等，实验一：Xilinx工具流程，实验二：Architecture Wizard和PACE ； Xilinx_ISE_大学计划使用教程PPT_3包括： 实验二：Architecture Wizard和PACE，实验三：全局时钟约束 ，实验四：综合技巧的应用； Xilinx_ISE_大学计划使用教程PPT4包括： 实验四：综合技巧的应用，实验五：Core Generator系统实验，实验六：ChipScope调试实验，参考资料。-Xilinx_ISE_ university plans to use tutorial PPT (all) Xilinx_ISE_ university plans to use tutorial PPT_1 including: Xilinx company product overview, Xilinx company introduces software platform, Xilinx ISE10.1 software company introduces, Xilinx company ISE10.1 software design process is introduced, PicoBlaze 8-bit microcontrollers overview, PicoBlaze simple handling solutions, PicoBlaze an instance of the PicoBlaze instruction set explanation Xilinx_ISE_ university plans to use tutorial PPT_2 include: PicoBlaze instruction set explanation, KCPSM3 assembler, KCPSM3 programming grammar, KCPSM3 interrupt handling, KCPSM3 CALL/RETURN stack, KCPSM3 sharing space program, KCPSM3 output port design, KCPSM3 I/o port of design, the experiment a: Xilinx tools process, the experiment 2: Architecture Wizard and PACE Xilinx_ISE_ university plans to use tutorial PPT_3 include: Lab 2: Architecture Wizard and PACE, the experiment three: global timing constraints, the experiment four: the appli
Platform: | Size: 7601152 | Author: zbj | Hits:

[Software Engineering] 1111

Description: Xilinx FPGA设计DDR2接口的方法PPT，介绍的非常详细，值得参考。 -Xilinx FPGA DDR2 interface design method PPT, described in great detail, it is worth reference.
Platform: | Size: 2793472 | Author: 刘冬 | Hits:

[Software Engineering] DDR2-User-Interface-PPT

Description: design of DDR2 with Xilinx
Platform: | Size: 52224 | Author: rohit | Hits:

[Software Engineering] xilinx

Description: 这是xilinx FPGA的学习ppt 里面详细讲解了具体操作及模块的编写方法-This is xilinx FPGA learning ppt which explain in detail the preparation method and module specific operations
Platform: | Size: 13671424 | Author: 张经科 | Hits:

[Other] xilinx_dna_read

Description: 该模块已经成功运用在xilinx xc6slx45t，xc6slx75t多个产品中，经过实践证明，采用dna及其加密算法加密是一种成本低廉（无需另外加密芯片）可靠的加密手段。Xilinx Spartan-6 FPGA读取DNA数据并进行比较，产生比较结果信号输出。附带有xilinx DNA.ppt说明及调试注意事项。-The module has been successfully used in xilinx xc6slx45t, multiple xc6slx75t products, proven, and the encryption algorithm uses dna is a low-cost (no additional encryption chip) reliable means of encryption. Xilinx Spartan-6 FPGA reads the data and compare DNA to produce a comparison result signal output. Xilinx DNA.ppt comes with instructions and commissioning notes.
Platform: | Size: 621568 | Author: 陈强 | Hits:

CodeBus www.codebus.net