Location:
Search - RI-R6
Search list
Description: 基于HT46R24设计的电子标签读卡器设计，用RI-R6C-001A作读卡芯片。编译要采用盛群公司的IDE3000编译。附原理图-HT46R24-based design of electronic tag reader design, RI-R6C-001A for the chip card reader. Compiler to be used IDE3000 Holtek
Platform: |
Size: 33792 |
Author: |
Hits:
Description: SIMULATION OF NETWORK TOPOLOGY USING NS2
Consider the network where T1-T6 are transmitters and R1-R6 are receivers. R1 receives
from T1, R2 receives from T2 and so on. B1,B2 and B3 act as bottleneck nodes and also
provide for routing of packets. Consider queuing systems as RED for B1,SFQ for B2 and
FIFO for B3.
Queue length of B1and B2 = 1000
Queue length of B3 = 2000
Bandwidth of Ti-Bi links = 200 kbps
Bandwidth of B1-B3 link and B2-B3 link = 500 kbps
Bandwidth of B3-Ri links = 200 kbps
Simulate the above topology using NS2 and study the e ect of bottleneck bandwidths
on interarrival time and throughput using the generated trace le.
Write an awk script to nd the desired parameters and plot them using gnuplot for
di erent values of bottleneck bandwidths.
3
Platform: |
Size: 125952 |
Author: sac kaus |
Hits: