Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - ProAsic3

Search list

[VHDL-FPGA-Verilog] UartControler3

Description: 串口程序 VHDL-Serial procedures VHDL
Platform: | Size: 646144 | Author: 吴多 | Hits:

[Embeded-SCM Develop] A3P030FPGAl602LCD

Description: 利用actel公司的proasic3系列FPGA A3P030,VHDL编程,实现对LCD模块1602C的显示控制.已经调试通过.已经形成模版,可以进一步使用开发.-Actel companies use proasic3 series FPGA A3P030, VHDL programming, implementation of the LCD display control module 1602C.Has debugging. Has become the template, you can use to develop further.
Platform: | Size: 2048 | Author: sprlei | Hits:

[VHDL-FPGA-Verilog] my_and

Description: 此实验例程适用于Actel Flash架构的ProASIC3/E系列FPGA，适合于FPGA及Verilog HDL的初学者，配套EasyFPGA030开发套件。-Routine application of this experiment in the Actel Flash architecture ProASIC3/E series FPGA, fit in the FPGA and Verilog HDL for beginners and supporting development kit EasyFPGA030.
Platform: | Size: 902144 | Author: 李平 | Hits:

[VHDL-FPGA-Verilog] Libero8.5_UG

Description: Libero集成设计环境(IDE)8.5版本，这套完整的软件设计工具系列已进一步扩展，支持新近推出的nano版本IGLOO和ProASIC3现场可编程门阵列(FPGA)。-Libero Integrated Design Environment (IDE) 8.5 version, this complete series of software design tools have been further expanded to support the recently introduced nano versions of IGLOO and ProASIC3 field-programmable gate array (FPGA).
Platform: | Size: 2481152 | Author: 陈俊江 | Hits:

[VHDL-FPGA-Verilog] static_pll

Description: 介绍如何使用ProASIC3/E的Static PLL，从例化到下载测试的整个过程。-Describes how to use the ProASIC3/E of the Static PLL, to download the test from the cases of the whole process.
Platform: | Size: 1932288 | Author: pudn_de8 | Hits:

[VHDL-FPGA-Verilog] two_port_ram

Description: 介绍如何使用ProASIC3/E的Two Port RAM，从例化到下载测试的整个过程。-Describes how to use the ProASIC3/E of Two Port RAM, to download the test from the cases of the whole process.
Platform: | Size: 1627136 | Author: pudn_de8 | Hits:

[VHDL-FPGA-Verilog] FlashROM

Description: libero环境下FPGA中介绍ProASIC3/EFlash_ROM的仿真例程，-libero FPGA environment described ProASIC3/EFlash_ROM simulation routines,
Platform: | Size: 3561472 | Author: ddm | Hits:

[VHDL-FPGA-Verilog] Syn_FIFO

Description: 在libero环境下，FPGA如何使用ProASIC3/E的同步FIFO-In libero environment, FPGA using ProASIC3/E of the synchronous FIFO
Platform: | Size: 2819072 | Author: ddm | Hits:

[VHDL-FPGA-Verilog] Two_Port_RAM

Description: FPGA libero环境下 介绍ProASIC3/E的TWO Port RAM的使用-FPGA libero circumstances described ProASIC3/E use of TWO Port RAM
Platform: | Size: 2079744 | Author: ddm | Hits:

[MPI] mb

Description: 基于Proasic3 startkit 开发板，用verilog语言描述的一个秒表计数器。-Based the ProASIC3 StartKit development board, using Verilog language description of a stopwatch counter.
Platform: | Size: 1892352 | Author: 章泽良 | Hits:

[MPI] SX

Description: 基于Proasic3 startkit开发板，描述了8位地址锁存芯片74ls259和Uart接受模块，通过这两个模块来控制开发板上的led.-Based on the the ProASIC3 StartKit development board, describes the 8-bit address latch chip 74LS259 and the UART receiving module, to control development board led by these two modules.
Platform: | Size: 888832 | Author: 章泽良 | Hits:

[MPI] uartfifo

Description: 以Proasic3 Start kit开发板为平台，介绍了FIFO的基本功能。-ProASIC3 Start Kit development board as a platform to introduce the basic functions of the FIFO.
Platform: | Size: 906240 | Author: 章泽良 | Hits:

[MPI] uartram

Description: 以Proasic3 Startkit开发板为平台，对Ram进行操作。-The ProASIC3 StartKit development board as a platform, operate Ram.
Platform: | Size: 430080 | Author: 章泽良 | Hits:

[MPI] dual_portram

Description: 以Proasic3 Startkit开发板为平台，对dualram的应用做了基本介绍。-The ProASIC3 StartKit development board as a platform, on the application of dualram basic.
Platform: | Size: 674816 | Author: 章泽良 | Hits:

[VHDL-FPGA-Verilog] A3P40_ProASIC3

Description: ProASIC3, the third-generation family of Actel flash FPGAs, offers performance, density, and features beyond those of the ProASICPLUS® family. Nonvolatile flash technology gives ProASIC3 devices the advantage of being a secure, low-power, single-chip solution that is live at power-up (LAPU). ProASIC3 is reprogrammable and offers time-to-market benefits at an ASIC-level unit cost. These features enable designers to create high-density systems using existing ASIC or FPGA design flows and tools. -ProASIC3, the third-generation family of Actel flash FPGAs, offers performance, density, and features beyond those of the ProASICPLUS® family. Nonvolatile flash technology gives ProASIC3 devices the advantage of being a secure, low-power, single-chip solution that is live at power-up (LAPU). ProASIC3 is reprogrammable and offers time-to-market benefits at an ASIC-level unit cost. These features enable designers to create high-density systems using existing ASIC or FPGA design flows and tools.
Platform: | Size: 1564672 | Author: laolixue | Hits:

CodeBus www.codebus.net