Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - MIPS IP

Search list

[Other resource] mlite.tar

Description: Plasma IP Core 你可以利用这个组件在FPGA中设计MIPS结构的CPU -Plasma IP Core You can use this component in FPGA design the structure of MIPS CPU
Platform: | Size: 100364 | Author: xinyang | Hits:

[Other resource] MIT_MIPS_Core.tar

Description: 麻省理工的一个实验室实现的MIPS IP CORE，可以在FPGA上跑通 -a Massachusetts Institute of Technology laboratory achieved MIPS IP CORE, the FPGA can run on Link
Platform: | Size: 28647 | Author: xinyang | Hits:

[VHDL-FPGA-Verilog] mlite.tar

Description: Plasma IP Core 你可以利用这个组件在FPGA中设计MIPS结构的CPU -Plasma IP Core You can use this component in FPGA design the structure of MIPS CPU
Platform: | Size: 100352 | Author: xinyang | Hits:

[VHDL-FPGA-Verilog] MIT_MIPS_Core.tar

Description: 麻省理工的一个实验室实现的MIPS IP CORE，可以在FPGA上跑通 -a Massachusetts Institute of Technology laboratory achieved MIPS IP CORE, the FPGA can run on Link
Platform: | Size: 28672 | Author: xinyang | Hits:

[VHDL-FPGA-Verilog] DES_IP

Description: 有效的改进3-DES算法的执行速度，采用了多级流水线技术，设计了一种高速的硬件结构，使得原来需要48个时钟周期才能完成的运算，现在只需要一个时钟周期就可以完成。另外通过增加输入/输出的控制信号。使得该IP可以方便的集成到SOC中，大大缩短了SOC的设计周期。-Effective 3-DES algorithm to improve the implementation of speed, multi-stage pipeline technology, designed a high-speed hardware architecture, making the original 48 clock cycles required to complete the operation, and now only need one clock cycle can be completed. In addition by increasing the input/output control signal. Makes the IP can be easily integrated into the SOC, the SOC has significantly shortened the design cycle.
Platform: | Size: 23552 | Author: charity | Hits:

[VHDL-FPGA-Verilog] vhdl-MIPS

Description: Quartus-Altera Nios... VHDl based, complete MIPS implementation, document, flowcharts plus code
Platform: | Size: 4330496 | Author: ak | Hits:

[VHDL-FPGA-Verilog] MIPS_IP

Description: MIPS IP,不用太多解释吧，大家都懂的-MIPS IP, without too much explanation, we understand about the
Platform: | Size: 14336 | Author: lingzhi66 | Hits:

[VHDL-FPGA-Verilog] 6_Sets_of_8051_VHDL_Verilog

Description: it has 6 packages of 8051 sources,including source code(VHDL and Verilog),dc scripts, pdfs, netlists etc. and a MIPS IP package
Platform: | Size: 1198080 | Author: zy | Hits:

[Linux-Unix] ci13xxx_pci

Description: linux系统上，MIPS USB设备控制器IP核心。-linux system on MIPS USB device controller IP core.
Platform: | Size: 2048 | Author: rosalyer | Hits:

[Linux-Unix] cuboot-rainier

Description: MIPS USB IP core family device controller.
Platform: | Size: 2048 | Author: gounsws | Hits:

CodeBus www.codebus.net