Search - FPGA_clk

[Other resource] FPGA_clk

Description: FPGA异步时钟设计中的同步策略，需要
Platform: | Size: 355398 | Author: 火冰 | Hits:

[VHDL-FPGA-Verilog] FPGA_clk

Description: FPGA异步时钟设计中的同步策略，需要-FPGA design of asynchronous clock synchronization strategy, the need for
Platform: | Size: 355328 | Author: 火冰 | Hits:

Description: 基于Cyclone EP1C6240C8 FPGA的时钟产生模块。主要用于为FPGA系统其他模块产生时钟信号。采用verilog编写。使用计时器的方式产生时钟波形。提供对于FPGA时钟的偶数分频、奇数分频、始终脉冲宽度等功能。-Based on Cyclone EP1C6240C8 FPGA' s clock generator module. Is mainly used for the FPGA system clock signal generated in other modules. The use of the timer-generated clock waveform. To provide for the FPGA clock even sub-frequency, odd-numbered sub-frequency, pulse width is always functions.
Platform: | Size: 1466368 | Author: icemoon1987 | Hits:

[VHDL-FPGA-Verilog] FPGA_CLK

Description: FPGA时钟分频的源代码，已经测试通过！-FPGA clock divider source code, has been tested!
Platform: | Size: 382976 | Author: dagegegoni | Hits:

Category

Source Code

Web/Internet

Develop Tools

Document

Other

Search in results

OS

Platform

Language

File Type

Search list

[Other resource] FPGA_clk

[VHDL-FPGA-Verilog] FPGA_clk

[VHDL-FPGA-Verilog] FPGA_Clk

[VHDL-FPGA-Verilog] FPGA_CLK

CodeBus www.codebus.net