Description: 甚于ARM和FPGA的全彩独立视频LED系统
本系统采用ARM+FPGA的架构，充分利用了ARM的超强处理能力和丰富的接口，实现真正的网络远程操作，因此不仅可以作为一般的LED显示屏控制器，更可以将各显示节点组成大型的户外广告传媒网络。而FPGA是一种非常灵活的可编程逻辑器件，可以像软件一样编程来配置，从而可以实时地进行灵活而方便的更改和开发，提高了系统效率-ARM and the FPGA rather than the full-color video LED system independent of the system using the ARM+ FPGA architecture, made full use of ARM processing capabilities and the super-rich interface, real long-range operation of the network, so not only as a general display of LED screen controllers, but also can show the nodes of the large-scale outdoor advertising media network. The FPGA is a very flexible programmable logic device can be programmed to like the same software configuration, which can be flexible and convenient to carry out the changes and development, to improve the system efficiency Platform: |
Size: 50176 |
Author:打狗队 |
Hits:
Description: 基于FPGA芯片控制全彩LED大屏幕图像显示系统系统设计随着数字技术的飞速发展，各种数字显示屏也随即涌现出来有LED、LCD、DLP等，各种数字大屏幕的控制系统多种多样，有用ARM+FPGA脱机控制系统，也有用PC+DVI接口解码芯片+FPGA芯片联机控制系统，在这里我们讲述一种不仅可以用于控制全彩LED大屏幕的显示，而且还可以作为发送端输出高清图像数据。采用的联机控制系统对全彩LED大屏幕进行控制。即PC+DVI接口解码芯片+FPGA芯片+输出接口模式的联机控制系统-FPGA-based full-color LED chips to control large-screen image display system, system design with the rapid development of digital technology, digital displays have also emerged immediately LED, LCD, DLP, etc., all kinds of large-screen digital control system diverse and useful ARM+ FPGA offline control system, it also uses PC+ DVI interface decoder chip+ FPGA chip-line control system, we have described here can not only be used to control a full-color large screen LED display, but also can serve as a send ended output high-definition image data. Online control system used on large-screen full-color LED control. PC+ DVI interface that decoder chip+ FPGA chip+ output interface of the online control system model Platform: |
Size: 833536 |
Author:打狗队 |
Hits:
Description: ds32c35是dalas生产的实时时钟（RTC）芯片，本程序（在EP2C8Q208C8N上调试通过）在FPGA上构建I2C接口于此时钟芯片通信。可以在LED上动态实时显示时间。利用本程序也可以改编成高精度实时时间测量的程序-ds32c35 is produced by dalas real-time clock (RTC) chip, this program (in the EP2C8Q208C8N debugging via) in the FPGA built this clock chip I2C interface to communicate. LED dynamically in real-time display of time. Using this procedure can also be adapted into a high-precision real time measurement procedures Platform: |
Size: 3898368 |
Author:mn |
Hits:
Description: FPGA／CPLD技术是近年来计算机与电子技术领域的又一场革命。本书以Xilinx与Altera公司的FPGA／CPLD为主，详细介绍了FPGA／CPLD从芯片到MAX+plusⅡ、Quartus与ISE开发环境和Verilog／VHDL语言，并以交通灯逻辑控制、电子钟与点阵LED显示、LCD液晶显示及计算机ISA接口和PCI接口的设计等为例，由浅入深地详述了如何应用FPGA／CPLD进行电子设计。书中的大多数电路图和源程序已经过实例验证，读者可以直接应用于自己的设计。本书的特点是强调实用性和先进性，力求通俗易懂。
本书适用于计算机、电子、控制及信息等相关专业的在校大学生，对广大工程技术人员也具有实用价值。-FPGA/CPLD technology in recent years the field of computer technology and electronic another revolution. Book Xilinx and Altera' s FPGA/CPLD based, detailing the FPGA/CPLD from the chip to MAX+plus Ⅱ, Quartus and ISE development environment and Verilog/VHDL language and logic control traffic lights, electronic bell with dot matrix LED display , LCD liquid crystal display and computer ISA interface and PCI interface design, for example, progressive approach to detail how the application of FPGA/CPLD for electronic designs. Circuit and the source of most of the book have been instances of verification, the reader can be directly applied to their own design. Characteristic of this book is to emphasize the practical and advanced, best straightaway. This book applies to computers, electronics, control and information and other related professional college students, the majority of engineering and technical personnel also has practical value. Platform: |
Size: 5460992 |
Author:朱杞柠 |
Hits:
Description: 在ISE环境下，用VHDL语言实现RS232串口设计，实现串口通信。通过串口调试工具向
0000000UART发送16进制数，FPGA将UART接收到的串行数据转换为并行数据，并在8个
LED灯上输出显示；同时，并行数据又被重新转换为串行数据，重新送给RS-232接口，并在
串口调试工具上再次显示，SW0为复位键。
比如：串口调试工具发送两位16进制数，然后能在LED上显示，并且重新在串口调试工
具上显示。串口调试工具设置：波特率设为9600，默认奇校验。-In the ISE environment, using VHDL language RS232 serial port design, serial communication. Through the serial debugging tool to
0000000UART Send a hexadecimal number, FPGA serial data received by the UART converted to parallel data, and 8
LED lights on the output display the same time, parallel data has been re-converted to serial data, re-sent to the RS-232 interface, and in
Serial debugging tools on the show again, SW0 for the reset button.
For example: serial debugging tool to send two 16 hexadecimal number, and then can be displayed on the LED, and re-debugging in the serial port
With a display. Serial debugging tool settings: baud rate is set to 9600, the default odd parity. Platform: |
Size: 403456 |
Author:panda |
Hits:
Search - FPGA to LEd display interface