Welcome![Sign In][Sign Up]
Location:
Search - FPGA A

Search list

[VHDL-FPGA-Verilog基于FPGA的直接数字合成器设计

Description: 1、 利用FLEX10的片内RAM资源,根据DDS原理,设计产生正弦信号的各功能模块和顶层原理图; 2、 利用实验板上的TLC7259转换器,将1中得到的正弦信号,通过D/A转换,通过ME5534滤波后在示波器上观察; 3、 输出波形要求: 在输入时钟频率为16KHz时,输出正弦波分辨率达到1Hz; 在输入时钟频率为4MHz时,输出正弦波分辨率达到256Hz; 4、 通过RS232C通信,实现FPGA和PC机之间串行通信,从而实现用PC机改变频率控制字,实现对输出正弦波频率的控制。-a use FLEX10-chip RAM resources, in accordance with DDS principle, design sinusoidal signal generated by the top-level functional modules and schematics; 2, the experimental board TLC7259 converters, will be a sinusoidal signal, the D/A conversion, after filtering through the ME5534 oscilloscope observation; 3, the output waveform requirements : the input clock frequency of 16KHz, sine wave output resolution of 1Hz; the input clock frequency of 4MHz, the sine wave output resolution of 256Hz; 4, RS232C communications, FPGA and PC serial communications between in order to achieve PC-frequency control characters, the realization of sine wave output frequency control.
Platform: | Size: 21504 | Author: 竺玲玲 | Hits:

[VHDL-FPGA-Verilogfpga加密设计方法

Description: FPGA加密的方法,对于那些需要加密自己的vhdl源代码的人来说,很有用-FPGA encryption methods for those who need to encrypt their VHDL source code in a way, very useful
Platform: | Size: 187392 | Author: 陶伟炯 | Hits:

[Com Portfpga

Description: 这是一个用C语言写的SPI读写FPGA的典型代码,具有一定的参照开发价值-This is a C language reader wrote SPI typical FPGA code has some reference value for development
Platform: | Size: 2048 | Author: 廖月旺 | Hits:

[Other Embeded program大型设计中FPGA的多时钟设计策略

Description: 大型设计中FPGA的多时钟设计策略,很详细的描述了在FPGA设计中时钟设计的方法-FPGA design large multi-clock design strategy, a very detailed description of the FPGA design clock design method
Platform: | Size: 101376 | Author: han | Hits:

[VHDL-FPGA-Verilog基于FPGA的李沙育图形发生器

Description: 这是一个用MAX+PLUSII开发FPGA(1K30器件)开发的李沙育图形发生器(硬件描述语言部分)。-This is a development with MAX PLUSII FPGA (1K30 device) developed Lissajous Pattern Generator (hardware description language).
Platform: | Size: 791552 | Author: 孔玉 | Hits:

[Booksfpga时钟设计

Description: 无沦是用离散逻辑、可编程逻辑,还是用全定制硅器件实现的任何数字设计,为了成功地操 作,可靠的时钟是非常关键的。设计不良的时钟在极限的温度、电压或制造工艺的偏差情况下将 导致错误的行为,并且调试困难、花销很大。 在设计PLD/FPGA时通常采用几种时钟类型。时钟可 分为如下四种类型:全局时钟、门控时钟、多级逻辑时钟和波动式时钟。多时钟系统能够包括上 述四种时钟类型的任意组合。-without the expense of discrete logic, programmable logic, or a full-custom silicon device of any digital design, in order to successfully operate, reliable clock is very critical. The poor design of the clock, the limits of temperature, voltage or manufacturing process of the deviation would lead to wrong behavior, and debugging difficulties, costing much. The design PLD/FPGA usually use several types clock. The clock can be divided into the following four types : global clock, clock gating, multi-level logic clock and volatility clock. Multi-clock system to include the above four types of arbitrary clock portfolio.
Platform: | Size: 402432 | Author: 与言 | Hits:

[Com PortFPGA-I2C

Description: 利用FPGA 编程实现I2C总线,对学习很有帮助 -FPGA Programming I2C bus, a pair of useful learning
Platform: | Size: 234496 | Author: 张厂 | Hits:

[VHDL-FPGA-Verilogfpga-example1

Description: 集中了十几个vhdl经典程序,如lcd,led控制程序和多种接口程序-focus of a dozen VHDL classic procedures, such as LCD, led control procedures and multiple interface program
Platform: | Size: 66560 | Author: 张伟 | Hits:

[Software EngineeringTMS320C6416-FPGA

Description: 一种基于TMS320C6416和FPGA的实时雷达信号模拟器设计-a TMS320C6416 and FPGA-based real-time radar signal simulator design
Platform: | Size: 220160 | Author: imucc | Hits:

[Booksvhdl-fpga

Description: 这是一本很好用的VHDL编程书,各位看了就明白。-This is a very good use of VHDL programming, you read it to understand.
Platform: | Size: 7723008 | Author: lqt76 | Hits:

[DocumentsUART(FPGA)

Description: 基于FPGA的串行通信UART控制器,采用VHDL语言编写,包含多个子模块。 在ISE或FPGA的其它开发环境下新建一个工程,然后将文档中的各个模块程序添加进去,即可运行仿真。源程序已经过本人的仿真验证。-FPGA-based UART serial communication controller, using VHDL language, includes a number of sub-module. ISE FPGA or in the other developing a new environment, then documentation of the various modules of procedures added to it, will be running simulation. I have been the source of the simulation.
Platform: | Size: 14336 | Author: 李浩 | Hits:

[Compress-Decompress algrithmscanbus(FPGA)

Description: 基于FPGA的can 总线设计,采用verilog语言编写。在FPGA的开发环境下,新建一个工程,然后将本文件中的各个源代码添加进工程里,即可运行仿真。-FPGA-based bus design can use verilog language. FPGA development environment, a new project, and then the paper all the source code to add the project, Simulation can be run.
Platform: | Size: 862208 | Author: 李浩 | Hits:

[Other resourceFPGA-digital-circuit-design

Description: < FPGA数字电子系统设计与开发实例导航> 一书的代码,FPGA数字电子系统设计与开发实例导航,用硬件描述语言编写的,I2C,UART,USB,VGA,CAN-BUS,网络等等的书籍配套原代码。。。。 使用方法: 1.拷贝到硬盘。 2.用ISE创建项目,分别加入各个代码文件,即可。-<FPGA digital electronic systems design and development examples of navigation> a book code, FPGA digital electronic systems design and development examples of navigation, using hardware description languages, I2C, UART, USB, VGA, CAN-BUS, network books, etc. matching the original code. . . . Usage: 1. Copy to your hard disk. 2. With ISE to create the project, respectively, to the various code files, you can.
Platform: | Size: 1567744 | Author: 卢桂荣 | Hits:

[DocumentsDSP+FPGA

Description: 基于DSP+FPGA的扩频接收机快捕技术,一片技术文章-DSP-based FPGA spreading fast catching receiver technology, a technology article
Platform: | Size: 303104 | Author: 高超 | Hits:

[VHDL-FPGA-VerilogFPGA-CPLD_DesignTool(5-6)

Description: FPGA-CPLD_DesignTool(example5-6),需要的朋友可以下载-FPGA-CPLD_DesignTool (example5-6), a friend in need can be downloaded
Platform: | Size: 377856 | Author: | Hits:

[Embeded-SCM DevelopCPLD(FPGA)design

Description: CPLD(FPGA)的开发与应用,一本非常值得一看的书籍。-CPLD (FPGA) the development and application of a very eye-catcher of books.
Platform: | Size: 8061952 | Author: 毛毛 | Hits:

[Other Embeded programseven_seg

Description: 一个verilog代码,该代码很适合初学者熟悉FPGA的开发流程,主要功能为实现七段代码管的显示,主要针对xilinx公司spartan3系列的FPGA-a verilog code that are very suitable for beginners FPGA familiar with the development process, main function of the realization of the code in paragraph 107, xilinx against major companies spartan3 series FPGA
Platform: | Size: 2048 | Author: 虫虫 | Hits:

[Program docA_survey_of_CORDIC_algorithms_for_FPGA_based_compu

Description: 一篇关于CORDIC的文章A survey of CORDIC algorithms for FPGA based computers-CORDIC an article on the article A survey of CORDIC algorithms for FPGA based computers
Platform: | Size: 117760 | Author: fredyu | Hits:

[VHDL-FPGA-VerilogFPGA-basedinfraredimagepreprocessing

Description: 基于FPGA的红外图像预处理系统的研究与设计,给fpga工程技术人员一个参考-FPGA-based infrared image preprocessing system and design, engineering and technical personnel to fpga a reference
Platform: | Size: 3840000 | Author: bonjour | Hits:

[Software EngineeringFPGA(a)

Description: FPGA最好的学习资料,也是目前最新的最全的FPGA的文档-FPGA the best learning materials, is the most up-to-date documentation of the FPGA
Platform: | Size: 4754432 | Author: Jonas | Hits:
« 12 3 4 5 6 7 8 9 10 ... 50 »

CodeBus www.codebus.net