Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - DRAM vhdl

Search list

[Other resource] tlv_bare_ifc

Description: vhdl SOPC solution sram dram uart -vhdl SOPC solution sram Imperial uart
Platform: | Size: 1635 | Author: 上面的 | Hits:

[Other resource] tlv_ide_ifc

Description: vhdl SOPC solution sram dram uart -2-vhdl SOPC solution sram Imperial uart -2
Platform: | Size: 1640 | Author: 上面的 | Hits:

[Other resource] tlv_pc_ifc

Description: vhdl SOPC solution sram dram uart 3-vhdl SOPC solution sram Imperial uart 3
Platform: | Size: 1762 | Author: 上面的 | Hits:

[Other resource] arch_pc_ifc

Description: vhdl SOPC solution sram dram uart 4-vhdl SOPC solution sram Imperial uart 4
Platform: | Size: 2422 | Author: 上面的 | Hits:

[Other resource] BRAM2DRAM

Description: FPGA内嵌的BRAM资源很少，此代码为DRAM代码风格，可以极大程度上减少FPGA内嵌资源的消耗。txt文档中含源代码，直接粘成vhdl即可
Platform: | Size: 2104 | Author: 苗苗 | Hits:

[Other] sdram32

Description: sram 存储器控制程序很完整，值得认真研究，很有帮组-SRAM memory control program is very complete, worthy of serious study, is to help groups
Platform: | Size: 23552 | Author: 许曲 | Hits:

[VHDL-FPGA-Verilog] rtl_DRAM

Description: 本程式為使用Verilog語言寫控制DRAM的控制模塊, 可以簡易的控制DRAM IC, 本程式已經過系統驗證.-program for the use of the Verilog language to write the control of DRAM control module, be easy to control DRAM IC, the program has been systematically verified.
Platform: | Size: 4096 | Author: 明華 | Hits:

[SCM] tlv_bare_ifc

Description: vhdl SOPC solution sram dram uart -vhdl SOPC solution sram Imperial uart
Platform: | Size: 1024 | Author: 上面的 | Hits:

[SCM] tlv_ide_ifc

Description: vhdl SOPC solution sram dram uart -2-vhdl SOPC solution sram Imperial uart-2
Platform: | Size: 1024 | Author: 上面的 | Hits:

[SCM] tlv_pc_ifc

Description: vhdl SOPC solution sram dram uart 3-vhdl SOPC solution sram Imperial uart 3
Platform: | Size: 1024 | Author: 上面的 | Hits:

[SCM] arch_pc_ifc

Description: vhdl SOPC solution sram dram uart 4-vhdl SOPC solution sram Imperial uart 4
Platform: | Size: 2048 | Author: 上面的 | Hits:

[VHDL-FPGA-Verilog] BRAM2DRAM

Description: FPGA内嵌的BRAM资源很少，此代码为DRAM代码风格，可以极大程度上减少FPGA内嵌资源的消耗。txt文档中含源代码，直接粘成vhdl即可-FPGA embedded BRAM few resources, the code for the DRAM code style, you can significantly reduce resource consumption embedded FPGA. txt document containing the source code directly into VHDL can be sticky
Platform: | Size: 2048 | Author: 苗苗 | Hits:

[VHDL-FPGA-Verilog] SDRAM

Description: 基于FPGA的SDRAM控制器的设计和实现,还比较好勒.-FPGA-based SDRAM controller design and realization, but also better le.
Platform: | Size: 69632 | Author: rubyshirial | Hits:

[VHDL-FPGA-Verilog] sdram_ctrl.tar

Description: 同步动态RAM的控制电路VHDL源代码,在SOC开发中可以直接应用-Synchronous Dynamic RAM control circuit VHDL source code, in the SOC development can be applied directly
Platform: | Size: 90112 | Author: 26 | Hits:

[VHDL-FPGA-Verilog] 61EDA_C52

Description: 标准SDR SDRAM控制器参考设计，有助于大家学习和参考-Standard SDR SDRAM controller reference design will help everyone to learn and reference
Platform: | Size: 205824 | Author: 王廷龙 | Hits:

[Linux-Unix] dram_control

Description: 用vhdl描写的通用异步dram控制器，经过编译器综合和仿真测试，符合设计要求。-Using VHDL description Universal Asynchronous dram controller, through an integrated compiler and simulation testing, in line with the design requirements.
Platform: | Size: 1024 | Author: wuyub | Hits:

[VHDL-FPGA-Verilog] dram_controller

Description: 用vhdl描写的通用异步改进dram控制器，经过编译器综合和仿真测试，符合设计要求。-Using VHDL description Universal Asynchronous improved dram controller, through an integrated compiler and simulation testing, in line with the design requirements.
Platform: | Size: 1024 | Author: wuyub | Hits:

[Editor] t4

Description: Explain the very good teaching Ve failed to translate miller overall lack of success of verilog language miller decoding Miller verilog language decoder o 4 Multiplier VHDL language design DRAM Controller verilog file
Platform: | Size: 2048 | Author: xxxx | Hits:

[VHDL-FPGA-Verilog] DRAMsimManual

Description: DRAM simulator implemented in verilog/VHDL
Platform: | Size: 452608 | Author: test | Hits:

[VHDL-FPGA-Verilog] VHDL_Sample

Description: VHDL VGA彩条发射器，里面有4个文件，分别是直接输出的，还有通过ROM查找颜色的，通过RAM和DRAM的-VHDL VGA color of the transmitter, there are 4 files, namely, direct output, as well as to find color by ROM, RAM and DRAM through the
Platform: | Size: 3246080 | Author: 蔡灿 | Hits:
« 12 »

CodeBus www.codebus.net