Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - Cadence-layout-design

Search list

[Books] VLSI中文版_上.zip

Description: 目 錄 1 目 錄 Unix基本指令 第一章 zzzzzzzzzzzz 1.1 本章教學大綱...................................................1-2 1.2 Unix的歷史......................................................1-2 1.3 Unix基本指令簡介..........................................1-5 1.4 編輯器vi.........................................................1-45 1.5 Unix的基本檔案系統.....................................1-51 1.6 相關網站.........................................................1-60 1.7 課後習題相關網站.........................................1-61 CMOS VLSI設計概念與Design Flow 第二章 zzzzzzzzzzzz 2.1 本章教學大綱...................................................2-2 2.2 IC的各種設計方法..........................................2-2 2.3 MOS電晶體....................................................2-10 2.4 CMOS的技術.................................................2-16 2.5 Bottom Up與Top Down設計........................2-25 2.6 Full Custom IC的設計流程............................2-29 2.7 Design Frame work II之檔案結構..................2-33 2.8 CAD/CAE軟體的資料格式標準....................2-40 2.9 國科會晶片實現中心 ( CIC )........................2-42 2.10 作業.................................................................2-44 2 目 錄 第 如何進入Cadence 三章 zzzzzzzzzzzz 3.1 如何進入Cadence.............................................3-2 3.2 如何將Cadence 4.3.X的Lib轉成OPUS-97A 4.4版的Lib......................................................3-4 3.3 建立新的Library............................................3-12 3.4 建立新的cellview...........................................3-17 Schematic 第四章 zzzzzzzzzzzz 4.1 Schematic 指令介紹.......................................4-2 4.2 Schematic繪圖視窗選項介紹..........................4-3 4.3 實作範例：建立一Buffer的Schematic View4-27 4.4 將Schematic View轉出網路檔 (netlist) 的CDL out...................................................................4-30 Symbol 第五章 zzzzzzzzzzzz 5.1 Symbol View快速選擇介紹.............................5-2 5.2 Symbol繪圖視窗選擇項介紹...........................5-4 5.3 實作範例：建立一Buffer的Symbol View...5-22 Layout 第六章 zzzzzzzzzzzz 6.1 Layout View......................................................6-2 6.2 Layer Selection Window (LSW) 視窗..............6-3 6.3 Layout快速選項列介紹...................................6-3 6.4 Layout View繪圖視窗選擇項介紹..................6-6 6.5 實作範例：建立一Buffer的Layout View....6-37 目 錄 3 第 Dracula 七章 zzzzzzzzzzzz 7.1 Dracula介紹.....................................................7-2 7.2 DRC(Design Rule Checking).............................7-2 7.3 DRC錯誤範例說明........................................7-15 7.4 DRC Error Message.........................................7-24 7.5 ERC錯誤範例說明.........................................7-27 7.6 LVS(Layout vs. Schematic Check)..................7-32 7.7 LVS錯誤範例說明.........................................7-49 7.8 LVS的錯誤型態.............................................7-62 7.9 LPE(Layout Parameter Extraction)..................7-78 I/O Circuit及Package 第八章 zzzzzzzzzzzz 8.1 I/O Circuit概述.................................................8-2 8.2 基本分類...........................................................8-4 8.3 CIC之I/O PAD................................................8-9 8.4 I/O PAD的規劃..............................................8-28 8.5 範 例.............................................................8-34 8.6 包裝 (Package)...............................................8-36 SPICE Simulation 第九章 zzzzzzzzzzzz 9.1 本章教學大綱...................................................9-2 9.2 SPICE Simulation的基本概念..........................9-2 9.3 SPICE的語法...................................................9-5 9.4 用HSPICE來模擬............................................9-8 9.5 用PSPICE來模擬..........................................9-53 9.6 用IsSPICE來模擬..........................................9-58 9.7 用SBTSPICE來模擬.....................................9-68 4 目 錄 第 Design Guide 十章 zzzzzzzzzzzz 10.1 本章教學大綱.................................................10-2 10.2 Design for Reliability......................................10-2 10.3 Design for Testability....................................10-27 範例：JK FF 第十一章 zzzzzzzzzzzz 11.1 本章教學大綱.................................................11-2 11.2 JK正反器電路圖............................................11-2 11.3 建立所有的邏輯閘.........................................11-3 11.4 JK正反器之schematic及symbol view........11-10 11.5 用HSPICE來模擬JK正反器之狀態輸出...11-11 11.6 Debug............................................................11-16 11.7 PDRACULA的驗證.....................................11-29 教育性晶片製作申請程序及範例 附錄一 Design Rules實例 (Mead & Conway) 附錄二 XV使用說明 附錄三 將電路加入IOPAD的方法 附錄四 加入IOPAD的幾個動作 附錄五 積體電路電路布局保護法 附錄六 參考資料
Platform: | Size: 9318659 | Author: g9676612@cycu.edu.tw | Hits:

[Other] Allegro_I

Description: 本书所要介绍的就是Cadence 公司所出品的Allegro Layout 软件工具，书中每 个章节的出现顺序系按照实际的电路板设计流程而编排，而每一个章节又按照下 列的方式编排，以期让使用者可以较快地进入使用状况-This book is to be introduced by Cadence s production company Allegro Layout software tools, the emergence of each section of the book the order in accordance with the actual circuit board design process and schedule, and each section is arranged according to the following manner, with a view to allow users to can quickly access the status
Platform: | Size: 14211072 | Author: 小黄 | Hits:

[Graph Drawing] Cadence-layout-design

Description: 新手必备，介绍了cadence软件中的layout，DRC，LVS等等的使用-Novice essential to introduce the cadence software layout, DRC, LVS, etc. the use of
Platform: | Size: 689152 | Author: alina | Hits:

[Other] artoflayout

Description: 模拟版图的艺术，layout，区别于普通的pcb版图。属于微电子行业的设计，相关工具有laker、cadence-The art of analog layout, layout, layout pcb from ordinary. Belonging to the design of micro-electronics industry, the relevant tools laker, cadence, etc.
Platform: | Size: 194560 | Author: 手感好 | Hits:

[Other] cadence

Description: cadence讲义_清华微电子所,很详细，很实用，名校教材。candence是全球最大的 EDA 公司提供系统级至版图级的全线解决方案 系统庞杂，工具众多，不易入手除综合外，在系统设计，在前端设计输入和仿真，自动布局布线，版图设计和验证等领域居行业领先地位具有广泛的应用支持电子设计工程师必须掌握的工具之一-Microelectronics, Tsinghua _ cadence notes, the very detailed and very practical, school teaching materials. candence is the worlds largest EDA companies to provide system-level map of the entire class system of complex solutions, tools large and difficult to start in addition to a comprehensive, in system design, the front-end design entry and simulation, automatic placement and routing, layout design and verification, etc. areas of the industry leader with a wide range of applications in support of electronic design engineers must master one of the tools
Platform: | Size: 3028992 | Author: 打狗队 | Hits:

[Other] Virtuoso-XL_Layout_Editor

Description: Virtuoso-XL_Layout_Editor best free cadence tutorial material guide in design asic and soc
Platform: | Size: 2922496 | Author: loktikvj | Hits:

[Other] layout

Description: 本文件是清华大学微电子所的cadence设计系统介绍，主要内容是对版图设计工具的一些介绍-This document is the cadence of tsinghua university, microelectronics, the main content of design system is introduced in layout design tools
Platform: | Size: 1049600 | Author: yangjing | Hits:

[Other] OverheadTransparenciesforVirtuosoAnalogDesign

Description: 这本书主要描述在Cadence上如何进行模拟系统的设计，并从版图上进行了详尽的讲解-This book will describe how the simulation in the Cadence system design, and layout a detailed explanation on
Platform: | Size: 3476480 | Author: zhaozimou | Hits:

[Other] Cadence-handbook

Description: 学习Cadence电路设计的权威资料，对PCB布线，电子元件封装，以及电路的仿真都有详细的介绍-Authoritative information to learn Cadence circuit design, PCB layout, electronic component packaging, and circuit simulation are described in detail
Platform: | Size: 56530944 | Author: lizhiqiang | Hits:

[Other] IC-Backend-Design

Description: 集成电路的后端设计包括版图设计和验证。采用Cadence的Virtuoso Layout Editor的版图设计环境进行版图设计。利用Virtuoso Layout Editer的集成验证工具DIVA进行了验证。验证的整个的过程包括：设计规则检查（Design Rule Checking 简称DRC ）、电学规则检查（Electronics Rule Checking 简称ERC）、电路图版图对照（Layout Versus Schematic 简称LVS）、以及版图寄生参数提取（Layout Parameter Extraction 简称LPE）-The integrated circuit the backend design including layout design and verification. Layout using Cadence Virtuoso Layout Editor environment for layout design. Integrated verification tools using Virtuoso Layout Editer DIVA verified. Verification of the entire process, including: design rule checking (Design Rule Checking DRC), electrical rule checking (Electronics Rule Checking ERC) Schematic layout control (Layout Versus Schematic LVS), and the layout parasitic extraction (Layout Parameter Extraction referred LPE)
Platform: | Size: 149504 | Author: alan | Hits:

[Other] CADENCE-layout-tutorial.pdf

Description: 版图设计工具cadence ic51基本培训教程-Layout design tool cadence ic51 basic training course
Platform: | Size: 668672 | Author: BenChen | Hits:

[Other] Full-Librarys

Description: USB.LLB OrCAD is a suite of tools Cadence for the design and layout of printed circuit boards (PCBs)-USB.LLB OrCAD is a suite of tools Cadence for the design and layout of printed circuit boards (PCBs)
Platform: | Size: 438272 | Author: Tamer | Hits:

CodeBus www.codebus.net