Welcome![Sign In][Sign Up]
Location:
Search - AES-RTL

Search list

[Embeded-SCM DevelopCC2430pointtopointcommunicates

Description: cc2430上的点对点通信的源程序。芯片2430是ZigBee传输标准,AES加密。-cc2430 on point-to-point communication of the source. 2430 chip is the ZigBee transmission standard, AES encryption.
Platform: | Size: 450560 | Author: yuexian | Hits:

[Crack Hackaes_core

Description: Verilog实现AES加密算法 密码模块作为安全保密系统的重要组成部分,其核心任务就是加密数据。分组密码算法AES以其高效率、低开销、实现简单等特点目前被广泛应用于密码模块的研制中。密码模块一般被设计成外接在主机串口或并口的一个硬件设备或是一块插卡,具有速度快,低时延的特点。而从整体发展趋势来看,嵌入式密码模块由于灵活,适用于多种用户终端、通信设备和武器平台,将会得到更加广泛的应用-AES encryption algorithm realize Verilog module password security system as an important part of its core mission is to encrypt the data. AES block cipher algorithm for its high efficiency, low overhead, simple features such as the current password is widely used in research and development modules. Password modules are generally designed to host external serial or parallel port of a hardware device or a card with a high speed, low latency characteristics. From the overall development trend, the embedded code module as a result of flexible and applicable to many user terminals, communications equipment and weapons platforms, will be more widely applied
Platform: | Size: 79872 | Author: yuansuchun | Hits:

[Crack HackAesCode

Description: AES c++实现 有图形界面对话框 简单易用-AES c++ Realize dialog has easy-to-use graphical interface
Platform: | Size: 49152 | Author: gaowei | Hits:

[Crack HackLIP1611CORE_AES128_SEC_UWB

Description: AES 128 Synthesisable RTL code
Platform: | Size: 5584896 | Author: jc | Hits:

[VHDL-FPGA-Verilogaes_verilog

Description: A RTL verilog coding for the project AES, which is a cryptography based concepts
Platform: | Size: 7396352 | Author: siva | Hits:

[Crack Hackaes_pipe_latest.tar

Description: AES Pipe RTL Code, Support 128/192/256bits key Come from OpenCore.-AES Pipe RTL code
Platform: | Size: 186368 | Author: Jassen | Hits:

[Crack HackAES

Description: aes源码verilog带有仿真环境,可用于FPGA实现-aes verilog rtl
Platform: | Size: 216064 | Author: zhaop | Hits:

[Software Engineering777777

Description: 本文件关于AES密码机的设计过程,从系统体系结构设计到RTL代码的实现-The document on AES cipher machine design process, system architecture design to implementation RTL code
Platform: | Size: 650240 | Author: Huihui | Hits:

CodeBus www.codebus.net