Description: 关于FPGA流水线设计的论文
This work investigates the use of very deep pipelines for
implementing circuits in FPGAs, where each pipeline
stage is limited to a single FPGA logic element (LE). The
architecture and VHDL design of a parameterized integer
array multiplier is presented and also an IEEE 754
compliant 32-bit floating-point multiplier. We show how to
write VHDL cells that implement such approach, and how
the array multiplier architecture was adapted. Synthesis
and simulation were performed for Altera Apex20KE
devices, although the VHDL code should be portable to
other devices. For this family, a 16 bit integer multiplier
achieves a frequency of 266MHz, while the floating point
unit reaches 235MHz, performing 235 MFLOPS in an
FPGA. Additional cells are inserted to synchronize data,
what imposes significant area penalties. This and other
considerations to apply the technique in real designs are
also addressed.-FPGA pipelined designs on paper This work investigates the use of very deep pipelines forimplementing circuits in FPGAs, where each pipelinestage is limited to a single FPGA logic element (LE). Thearchitecture and VHDL design of a parameterized integerarray multiplier is presented and also an IEEE 754compliant 32-bit floating-point multiplier. We show how towrite VHDL cells that implement such approach, and howthe array multiplier architecture was adapted. Synthesisand simulation were performed for Altera Apex20KEdevices, although the VHDL code should be portable toother devices. For this family, a 16 bit integer multiplierachieves a frequency of 266MHz, while the floating pointunit reaches 235MHz, performing 235 MFLOPS in anFPGA. Additional cells are inserted to synchronize data, what imposes significant area penalties. This and otherconsiderations to apply the technique in real designs arealso addressed. Platform: |
Size: 179200 |
Author:李中伟 |
Hits:
Description: 一个基于VerilogHDL语言的16位的booth算法的乘法器及其测试代码-VerilogHDL language based on the 16-bit multiplier of the booth algorithm and test code Platform: |
Size: 1024 |
Author:lixiang |
Hits:
Description: 实现17位加法,利用一个16位超前进位加法器和一个一位全加器构成的一个有进位输入和进位输出的17加法器,并且16位加法器利用的使四位超前进位加法器构成。它在booth乘法器设计中经常用到。可以使初学者对模块的调用了解更加透彻。-Adder 17 to achieve the use of a 16-bit CLA, and a one-bit full adder composed of a binary input and binary output of the adder 17, and 16-bit adder to make use of four CLA pose. Multiplier in the booth design frequently used. Modules will enable beginners to a more thorough understanding of the call. Platform: |
Size: 2048 |
Author:htpq |
Hits:
Description: 采用boot算法的16位乘法器,速度较快,可以试下哈-Boot algorithm using 16-bit multiplier, faster, you can try under the Kazakhstan Platform: |
Size: 5120 |
Author:aaa |
Hits:
Description: 用VHDL实现十六位移位乘法器 才有移位相加法来实现-Use VHDL to achieve 16-bit shift multiplier shift only the sum of law to achieve Platform: |
Size: 26624 |
Author:齐娜 |
Hits:
Description: 本例实现的功能是一个16位的乘法器,并增加了仿真代码-In this case the function is to achieve a 16-bit multiplier, and to increase the simulation code Platform: |
Size: 772096 |
Author:孙文 |
Hits:
Description: vedic multiplication is used to implement on FPGA. here the vdic multipler uses urdhwa tiryakhbyam sutra to multiply 16 bit numbers, which is applicable for all data type numbers.
This uses vertical and cross wise multiplication process.
The output results in high speed and low cost for the practical applications. Platform: |
Size: 7168 |
Author:naz |
Hits:
Description: 原码一位乘16位乘法器
用VerilogHDL语言实现-Original code A by 16-bit multiplier
VerilogHDL language used to achieve Platform: |
Size: 2048 |
Author:李博华 |
Hits:
Description: 基于booth算法的16位乘法器,通过减少部分积的运算次数提升速度。(The 16 bit multiplier based on the Booth algorithm improves the speed by reducing the number of arithmetic times of the partial product.) Platform: |
Size: 1024 |
Author:JoincoreX
|
Hits:
Description: 16位有符号数乘法器,使用Booth编码和华莱士树,提供程序源文件和测试文件(The 16 bit signed multiplier uses Booth encoding and Wallace tree to provide source files and test files.) Platform: |
Size: 6144 |
Author:Yongsen Wang |
Hits: