Hot Search : Source embeded web remote control p2p game More...
Location : Home Search - FIFO in vhdl
Search - FIFO in vhdl - List
8*8位的先入先出(fifo)数据缓冲器的vhdl源程序-8 * 8 of the first-in-first out (FIFO) buffers the data source VHDL
Date : 2008-10-13 Size : 310.41kb User : hailaing

本原代码中利用VHDL语言编写了RAM、FIFO、ROM等常用的存储和缓冲部件,完全的代码在ALTERA的FPGA上已经通过仿真测试,保证可用.-primitive code using VHDL prepared RAM, FIFO, ROM, and other commonly used storage and buffer components, complete code in the Altera FPGA simulation test has been passed to ensure that available.
Date : 2008-10-13 Size : 2.6kb User : nick
CodeBus is one of the largest source code repositories on the Internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.