CodeBus
www.codebus.net
Search
Sign in
Sign up
Hot Search :
Source
embeded
web
remote control
p2p
game
More...
Location :
Home
Search - decoder
Main Category
SourceCode
Documents
Books
WEB Code
Develop Tools
Other resource
Search - decoder - List
[
Program doc
]
刘超——work
DL : 0
在matlab下输入guide命令后打开main_main.gig 实现卷积编码,16QAM传输,维特比译码-in Matlab guide imported under orders to open main_main.gig achieve Convolutional coding, 16QAM transmission, Viterbi Decoder
Date
: 2025-12-25
Size
: 208kb
User
:
刘超
[
Program doc
]
最常用的卷积码的维特比C程序viterbi-3.0.1.tar
DL : 0
维特比译码的C程序,专门用于卷积码的解码!希望对大家有所帮助!-Viterbi decoding C program devoted to convolutional code decoder! We want to help!
Date
: 2025-12-25
Size
: 14kb
User
:
王建
[
Program doc
]
H[1].264解码器中CAVLC码表查找算法的改进
DL : 0
H.264解码器中CAVLC码表查找算法的改进.PDF-H.264 decoder CAVLC code table lookup algorithm improvements. PDF
Date
: 2025-12-25
Size
: 90kb
User
:
罗生
[
Program doc
]
encoder_and_viterbi_decoder_for(213)_convolutional
DL : 1
压缩包内为本人写的(2,1,3)卷积码编码器和维特比(viterbi)译码器.编码器和译码器分别封装在一个类中,每个类的方法和变量均有注解-compressed I write for the (2,1,3) convolutional code encoder and Viterbi (Viterbi) decoder. Encoder and Decoder were packaged in a category, each class methods and variables have explanatory notes
Date
: 2025-12-25
Size
: 4kb
User
:
[
Program doc
]
Viterbi
DL : 0
三篇关于Viterbi FPGA编译码器的优化设计文档: 1、Viterbi译码器的FPGA设计实现与优化.pdf 2、Viterbi译码器的低功耗设计.pdf 3、基于FPGA的高速并行Viterbi译码器的设计与实现.pdf-3 on the Viterbi FPGA optimization codecs design documents: 1, Viterbi decoder FPGA Design Implementation and Optimization. Pdf2, Viterbi decoder, low-power design. Pdf3, high-speed FPGA-based parallel Viterbi decoder Design and Implementation. pdf
Date
: 2025-12-25
Size
: 441kb
User
:
helei_zju
[
Program doc
]
Q0773E
DL : 0
TCAP的ASN1说明,对INAP,MAP,MAP+的解码很有帮助-ASN1 description of the TCAP, the INAP, MAP, MAP decoder helpful
Date
: 2025-12-25
Size
: 59kb
User
:
wangww
[
Program doc
]
_2_1_7_viterbidecoder
DL : 0
基于MATLAB的2_1_7_维特比译码器的并行算法实现-MATLAB-based Viterbi decoder 2_1_7_ parallel algorithm
Date
: 2025-12-25
Size
: 304kb
User
:
罗青锋
[
Program doc
]
viterbi
DL : 0
基于XilinxFPGA的高速Viterbi回溯译码器-Based on retrospective XilinxFPGA high-speed Viterbi decoder
Date
: 2025-12-25
Size
: 194kb
User
:
mediative
[
Program doc
]
viterbi
DL : 0
维特比译码器的asic设计的相关论文-Viterbi Decoder asic design related articles
Date
: 2025-12-25
Size
: 271kb
User
:
mediative
[
Program doc
]
DTMF_decoder_an218
DL : 0
DTMF decoder AN218 (comm prot)
Date
: 2025-12-25
Size
: 99kb
User
:
alx
[
Program doc
]
paper
DL : 0
design and implementation of complex algorithms on fpga. the example considered is viterbi algorithm which is computationally heavy to be implemented on fpga so the algorithm is divided into small chunks and is implemented on many fpga s and are linked with each other to form a complete implementation of viterbi decoder.
Date
: 2025-12-25
Size
: 95kb
User
:
ubi
[
Program doc
]
T-REC-G.722.2-200307
DL : 0
ITU-T G.722.2 国际电信联盟G.722.2建议书,2003年7月版。该建议书是语音通讯领域的压缩标准,被GSM,WCDMA,3GPP等采用,题目为16kbit下的宽带语音编码,使用自适应多率宽带编码。 内容主要有代数码激励线性预测编码(ACELP),话音活动检测(VAD)等。-This Recommendation describes the high quality Adaptive Multi-Rate Wideband (AMR-WB) encoder and decoder that is primarily intended for 7 kHz bandwidth speech signals. AMR-WB operates at a multitude of bit rates ranging from 6.6 kbit/s to 23.85 kbit/s. The bit rate may be changed at any 20-ms frame boundary. Annex C includes an integrated C source code software package which contains the implementation of the G.722.2 encoder and decoder and its Annexes A and B and Appendix I. A set of digital test vectors for developers is provided in Annex D. These test vectors are a verification tool providing an indication of success in implementing this codec. G.722.2 AMR-WB is the same codec as the 3GPP AMR-WB. The corresponding 3GPP specifications are TS 26.190 for the speech codec and TS 26.194 for the Voice Activity Detector.
Date
: 2025-12-25
Size
: 711kb
User
:
刘涛
[
Program doc
]
RS
DL : 0
RS(Reed Solomon)编码器、译码器设计实例-RS (Reed Solomon) encoder and decoder design example
Date
: 2025-12-25
Size
: 43kb
User
:
ou
[
Program doc
]
ldpc_rec_dec
DL : 0
LDPC码的编译码程序,用的是LU分解算法,和BP译码算法,在Matlab上调试通过-LDPC encoder and decoder
Date
: 2025-12-25
Size
: 11kb
User
:
songbing
[
Program doc
]
vp6_format
DL : 0
VP6 BITSTREAM & DECODER SPECIFICATION
Date
: 2025-12-25
Size
: 393kb
User
:
air
[
Program doc
]
11JSSC_turbo
DL : 0
Design and Implementation of a Parallel Turbo-Decoder ASIC for 3GPP-LTE
Date
: 2025-12-25
Size
: 1.12mb
User
:
alhariri
[
Program doc
]
rs73
DL : 0
RS(7,3)编解码,采用IBM译码算法,此算法简单易懂,易于用硬件实现-RS encoder and decoder
Date
: 2025-12-25
Size
: 1kb
User
:
helloman
[
Program doc
]
Linear-Precoder-and-Decoder-Design-for-Two-Way.zi
DL : 0
Linear Precoder and Decoder Design for Two-Way
Date
: 2025-12-25
Size
: 118kb
User
:
alak
[
Program doc
]
74HC154-decoder-application
DL : 0
74HC154译码器应用,包含源代码,proteus仿真,值得看一看。-74HC154 decoder application, including source code, proteus simulation, and worth a look.
Date
: 2025-12-25
Size
: 25kb
User
:
宁礼佳
[
Program doc
]
74LS138-decoder-application
DL : 0
74LS138译码器的应用,包含源代码和proteus电路仿真,值得看一下。-74LS138 decoder application that contains the source code and proteus circuit simulation, and worth a look.
Date
: 2025-12-25
Size
: 24kb
User
:
宁礼佳
«
1
2
3
4
5
6
»
CodeBus
is one of the largest source code repositories on the Internet!
Contact us :
1999-2046
CodeBus
All Rights Reserved.