CodeBus
www.codebus.net
Search
Sign in
Sign up
Hot Search :
Source
embeded
web
remote control
p2p
game
More...
Location :
Home
Search - windowed
Main Category
SourceCode
Documents
Books
WEB Code
Develop Tools
Other resource
Search - windowed - List
[
VHDL-FPGA-Verilog
]
yinpinfangda
DL : 0
采用基于FPGA的频域加窗与反傅立叶变换的数字幅频均衡功 率放大器:此方案采用高速FPGA,以及配套的高速AD、DA 对信号进行采样,傅 立叶变换,在频域上对信号进行加窗操作,然后通过傅立叶反变换将波形还原。 以得到需要的频谱幅度。-FPGA-based frequency domain using the windowed Fourier transform with the number of pieces of anti-band equalizer amplifier: This program uses high-speed FPGA, and supporting high-speed AD, DA sampling the signal, Fourier transform in the frequency domain windowing the signal operation, then the Fourier inverse transform to restore the waveform. To get the desired spectrum range.
Date
: 2026-01-13
Size
: 2.7mb
User
:
zhao
CodeBus
is one of the largest source code repositories on the Internet!
Contact us :
1999-2046
CodeBus
All Rights Reserved.