Search - pattern recognition

Search - pattern recognition - List

[VHDL-FPGA-Verilog] Fingerprint_Identify DL : 0: 本项目名称是：基于FPGA的指纹识别模块设计。主要内容为：本模块采用xilinx公司的Spartan 3E系列XC3S500E 型FPGA作为核心控制芯片，通过富士通公司的MFS300滑动式电容指纹传感器对指纹图象进行提取，然后对提取的指纹图像进行灰度滤波、图像增强、二值化、二值去噪、细化等预处理，得到清晰的指纹图象，再从清晰的指纹图象中提取指纹特征点，存入外部FLASH作为建档模板。指纹比对时，采用同样的方法获得清晰的指纹图像，建立比对模板，然后将比对模板与建档模板利用点模式匹配算法进行比对，得出比对结果。该模块利用嵌入式软核实现系统的管理，利用硬件实现指纹识别，保证了系统功能的完整性与识别的正确性。该识别模块可用于门禁、考勤、安检、保险箱柜等很多方面，也可和计算机等设备联机使用，满足各个方面的不同需求，因此它的设计具有很广泛的应用前景和市场价值。 -The project name is: FPGA-based fingerprint identification module design. The main contents are: the use of this module xilinx s Spartan 3E Series XC3S500E FPGA-based control chip as the core, through the MFS300 Fujitsu fingerprint slide sensor capacitance extraction of the fingerprint image, and then extracted gray-scale fingerprint image filtering, image enhancement, binarization, denoising Second, refinement, etc. pre-treatment have been given clear fingerprint image, and then a clear fingerprint image from the extracted fingerprint feature points, into the external FLASH file as a template. Fingerprint matching using the same method to obtain a clear image of the fingerprint to establish than the template, and then will be the template file templates and the use of point pattern matching algorithm than the right, than the results obtained. The module is the realization of the use of soft-core embedded system management, the use of fingerprint recognition hardware implementation
Date : 2026-01-10 Size : 187kb User : xiaoxu
[VHDL-FPGA-Verilog] modetect DL : 0: 视频输入处理中的模式识别的verilog代码。经fpga验证，可以使用-Video input processing, pattern recognition verilog code. Fpga verification, you can use the
Date : 2026-01-10 Size : 129kb User : mmmm1111111111
[VHDL-FPGA-Verilog] modedetct DL : 0: 功能强大的视频输入信号的模式识别verilog代码。可以综合，希望对大家有帮助-Powerful video input signal pattern recognition verilog code. Can be integrated, we hope to
Date : 2026-01-10 Size : 10kb User : xyzzzzzzzz
[VHDL-FPGA-Verilog] hiehoupei DL : 0: Rotating machinery 2-d holographic spectrum calculation, Pattern Recognition bayes discriminant analysis algorithm, Undergraduate complete set requirements refer to the standard test models.
Date : 2026-01-10 Size : 5kb User : tbfgcty
[VHDL-FPGA-Verilog] vwgif DL : 0: Based on negative entropy largest independent component analysis, You can achieve data classification and regression pattern recognition, Partially achieved tracking speed iterative relaxation algorithm.
Date : 2026-01-10 Size : 10kb User : meigengping
[VHDL-FPGA-Verilog] sxcxb DL : 0: Jacobi iteration for solving linear equations class-based, Pattern Recognition bayes discriminant analysis algorithm, The commonly used digital signal modulation based on artificial neural network.
Date : 2026-01-10 Size : 8kb User : koujenlangfao