Search - jitter

Search - jitter - List

[VHDL-FPGA-Verilog] 消抖通用函数XIAOPRO： DL : 0: EDA中很重要的小程序，保证按键可靠性，防止抖动误差信号产生，外部信号输入时必用此消抖函数-EDA very important small procedures to ensure that key reliability and prevent jitter error signal generated, the external input signal must use this function Consumers shiver
Date : 2025-12-28 Size : 2kb User : 李培
[VHDL-FPGA-Verilog] anti_tr2 DL : 0: 防抖电路设计,采用计数器内部及时,科以有效防止按键抖动带来的错误操作-camera circuit design, the internal counter using timely, and in the keys to effectively prevent the wrong jitter operation
Date : 2025-12-28 Size : 1kb User : 高晖
[VHDL-FPGA-Verilog] lvds_ch2 DL : 0: LVDS技术：低電壓差分訊號(LVDS)在對訊號完整性、低抖動及共模特性要求較高的系統中得到了廣泛的應用。本文針對LVDS與其他幾種介面標準之間的連接，對幾種典型的LVDS介面電路進行了討論-LVDS technology : low-voltage differential signaling (LVDS) in the signal integrity, low-jitter model and the total demand higher system, which is widely used. This paper LVDS interface with several other connections between the standards, Some typical LVDS interface circuit discussed
Date : 2025-12-28 Size : 152kb User : 凌峰
[VHDL-FPGA-Verilog] fdpll DL : 0: 简单的可配置dpll的VHDL代码。用于时钟恢复后的相位抖动的滤波有很好的效果，而且可以参数化配置pll的级数。-simple configurable dpll VHDL code. Clock Recovery for the jitter filtering is a very good result, but can pll configuration parameters of the series.
Date : 2025-12-28 Size : 2kb User : 陈德炜
[VHDL-FPGA-Verilog] shockware DL : 0: VHDL 波形防止抖动程序,学习试验材料-VHDL prevent jitter waveform procedures, the pilot study materials
Date : 2025-12-28 Size : 1kb User : 陈度甫
[VHDL-FPGA-Verilog] keyBoard DL : 0: vhdl编写的4X4键盘扫描程序，可以有效的消除抖动，并且提供蜂鸣器输出。-VHDL prepared 4X4 keyboard scanner, you can effectively eliminate jitter and provide buzzer output.
Date : 2025-12-28 Size : 2kb User : 王贤
[VHDL-FPGA-Verilog] __keyBoard DL : 0: vhdl编写的4X4键盘扫描程序，可以有效的消除抖动，并且提供蜂鸣器输出。-VHDL prepared 4X4 keyboard scanner, you can effectively eliminate jitter and provide buzzer output.
Date : 2025-12-28 Size : 2kb User : 王贤
[VHDL-FPGA-Verilog] keyboard DL : 0: 矩阵键盘的vhdl编程,非常的实用,带有去抖动 -Matrix keyboard VHDL programming, very practical, with a to-jitter
Date : 2025-12-28 Size : 291kb User : zjc
[VHDL-FPGA-Verilog] key DL : 0: 基于可编程逻辑器件FPGA的独立式键盘设计，内部具有硬件去抖动电路。值得一看-FPGA-based programmable logic device stand-alone keyboard design, the internal hardware to jitter circuit. Worth a visit
Date : 2025-12-28 Size : 165kb User : qlg
[VHDL-FPGA-Verilog] Verilog_Design DL : 0: Clock_Dithering_Verilog this is a Clock u_dither, 大家想要做Verilog去抖动的可以参考.-Clock_Dithering_Verilog this is a Clock u_dither, everybody want to make Verilog-jitter can refer to.
Date : 2025-12-28 Size : 3kb User : leniux
[VHDL-FPGA-Verilog] an_jian_qu_dou_dong DL : 0: 可以用于按键去抖动的电路应用，采用vhdl编写-Button can be used to jitter circuit applications, the preparation of the use of VHDL
Date : 2025-12-28 Size : 164kb User : xjl
[VHDL-FPGA-Verilog] Filter DL : 0: vhdl抗抖动滤波器的设计，包括完整的工程-VHDL anti-jitter filter design, including the complete works
Date : 2025-12-28 Size : 250kb User : wanyou2345
[VHDL-FPGA-Verilog] debounce DL : 0: 基于VHDL的键盘去抖动电路基于VHDL的键盘去抖动电路-VHDL-based keyboard to jitter circuit VHDL-based keyboard to jitter circuit
Date : 2025-12-28 Size : 282kb User : 叶金伟
[VHDL-FPGA-Verilog] qudou DL : 0: 通用的基于状态机的VHDL按键及信号去抖动模块，非常有用-Generic VHDL-based state machine keys and signal to the jitter module, very useful
Date : 2025-12-28 Size : 1kb User : 云
[VHDL-FPGA-Verilog] xiaodou DL : 0: 一个键盘的消抖动电路。采用了硬件形式的，同时也键入了微分环节，可以将输出的脉冲降为一个时钟周期。-A keyboard eliminate jitter circuit. Used forms of hardware, but also type of differential link pulse output can be reduced to one clock cycle.
Date : 2025-12-28 Size : 3kb User : 鸿
[VHDL-FPGA-Verilog] DIP_PB_Counter DL : 0: 本程序有效的防止了按键的抖动，可以移植于各种需要按键防抖的程序，本程序是功能为按键防抖16进制减法计数器-This procedure prevents the effective jitter keys can be transplanted into a variety of procedures need to Anti-Shake button, the program is anti-shake function for the key 16 counter-band subtraction
Date : 2025-12-28 Size : 198kb User : hide tyou
[VHDL-FPGA-Verilog] aianxiaodou DL : 0: 用vhdl语言实现对按键的消抖，消除按键的抖动对系统造成的误判-Vhdl language used to achieve the elimination of key Buffeting to eliminate jitter button on the system caused by misjudgment
Date : 2025-12-28 Size : 72kb User : jayi
[VHDL-FPGA-Verilog] keyboard DL : 0: 4*4键盘扫描的VHDL程序，可消除抖动，可以帮助大家一下-4* 4 keyboard scan VHDL procedures to eliminate jitter, we can help you
Date : 2025-12-28 Size : 3kb User : 孙仲
[VHDL-FPGA-Verilog] VHDLkeyboard DL : 0: 4*4键盘扫描的VHDL程序，可消除抖动，可以帮助大家一下-4* 4 keyboard scan VHDL procedures to eliminate jitter, we can help you
Date : 2025-12-28 Size : 5kb User : 孙仲
[VHDL-FPGA-Verilog] VHDL_Elimination-of-key-jitter DL : 0: 基于VHDL语言下的消除键抖动程序设计，很简单易懂的-Elimination of key jitter
Date : 2025-12-28 Size : 3kb User : vanrry

« 12 3 »