CodeBus
www.codebus.net
Search
Sign in
Sign up
Hot Search :
Source
embeded
web
remote control
p2p
game
More...
Location :
Home
Search - hash
Main Category
SourceCode
Documents
Books
WEB Code
Develop Tools
Other resource
Search - hash - List
[
VHDL-FPGA-Verilog
]
MIPS_CPU
DL : 0
MIPS结构的CPU,采用VHDL编码,附带验证程序,能够跑题hash算法,流水灯,求π程序-MIPS structure of the CPU, using VHDL coding, with the verification process, to get off track and hash algorithms, water lights, find π procedures
Date
: 2025-12-30
Size
: 453kb
User
:
maylag
[
VHDL-FPGA-Verilog
]
crc_verilog_xilinx
DL : 0
各类CRC效验码 有CRC8-8 CRC16-8 CRC32-8 CRC12-4 CRC-CCIT-8-CONTAIN CRC8-8 CRC16-8 CRC32-8 CRC12-4 CRC-CCIT-8
Date
: 2025-12-30
Size
: 6kb
User
:
吴伟珍
[
VHDL-FPGA-Verilog
]
md5
DL : 0
hash algorithm-- md5
Date
: 2025-12-30
Size
: 3kb
User
:
arsha
[
VHDL-FPGA-Verilog
]
JH
DL : 0
JH算法是第三代安全HASH算法最终入选算法之一,这里是它的完整VHDL实现-JH is one of the the final SHA3 algorithms, this is the whole VHDL implementation of JH.
Date
: 2025-12-30
Size
: 51kb
User
:
千里雪
[
VHDL-FPGA-Verilog
]
systemcmd5_latest.tar
DL : 0
MD5 Hash Algoritm. Source code VHDL
Date
: 2025-12-30
Size
: 17kb
User
:
Birrax
[
VHDL-FPGA-Verilog
]
FPGA-Implementation-Of-MD5-Hash-Algorithm
DL : 0
MD5 Hash Algoritm implementation on a FPGA. Performance evaluation.
Date
: 2025-12-30
Size
: 117kb
User
:
Birrax
[
VHDL-FPGA-Verilog
]
HASH-code-implementation-using-VHDL
DL : 0
implementation for Secure Hash Algorithm 1 SHA-1 in vhdl language contain no test file.
Date
: 2025-12-30
Size
: 14kb
User
:
waleed
[
VHDL-FPGA-Verilog
]
SHA1VHDL-code
DL : 0
this abou hash function programming on fpga -this is abou hash function programming on fpga
Date
: 2025-12-30
Size
: 50kb
User
:
Hadis
[
VHDL-FPGA-Verilog
]
trivi_generator
DL : 0
trivium code is used to implement both hash and strean cipher,it reduces both time and space
Date
: 2025-12-30
Size
: 3kb
User
:
suma
[
VHDL-FPGA-Verilog
]
hash
DL : 1
基于伽罗瓦域的ghash核,用于GCM。其中,128位伽罗瓦域乘法器使用的是多项式算法。经验证,可综合,供参考。-Galois field based on the nuclear ghash
Date
: 2025-12-30
Size
: 1kb
User
:
詹鑫
[
VHDL-FPGA-Verilog
]
Behavioral-Groestl
DL : 0
GROESTL hash algoritm implementation on FPGA
Date
: 2025-12-30
Size
: 3kb
User
:
osman
[
VHDL-FPGA-Verilog
]
fpga-hash-table-master
DL : 0
FPGAs based hash table
Date
: 2025-12-30
Size
: 35kb
User
:
DoubleP
[
VHDL-FPGA-Verilog
]
SHA256
DL : 0
该文件提供了哈希函数资料及代码实例,以供大家参考。(The file provides hash function data and code examples for your reference.)
Date
: 2025-12-30
Size
: 12.79mb
User
:
云子
[
VHDL-FPGA-Verilog
]
代码
DL : 0
MD5.h 用于计算机安全领域广泛使用的一种散列函数(MD5.h A hash function widely used in the field of computer security)
Date
: 2025-12-30
Size
: 7kb
User
:
zerone666
[
VHDL-FPGA-Verilog
]
sha1_latest.tar
DL : 1
SHA1 消息摘要,一种哈希算法,非常好用(SHA message digest, a hash algorithrim, very useful)
Date
: 2025-12-30
Size
: 45kb
User
:
dailyviola
CodeBus
is one of the largest source code repositories on the Internet!
Contact us :
1999-2046
CodeBus
All Rights Reserved.