CodeBus
www.codebus.net
Search
Sign in
Sign up
Hot Search :
Source
embeded
web
remote control
p2p
game
More...
Location :
Home
Search - h.264
Main Category
SourceCode
Documents
Books
WEB Code
Develop Tools
Other resource
Search - h.264 - List
[
VHDL-FPGA-Verilog
]
H.264_VHDL
DL : 1
VHDL语言实现H.264的opencore,内涵说明文档、源码和文献等资料。 -VHDL language H.264 realize the opencore, meaning that documents, information such as source code and documentation.
Date
: 2025-12-16
Size
: 3.2mb
User
:
Jimmy Huang
[
VHDL-FPGA-Verilog
]
video_systems_latest.tar
DL : 0
This file is for implenet H.264 on FPGAs.
Date
: 2025-12-16
Size
: 437kb
User
:
mehrdad
[
VHDL-FPGA-Verilog
]
Src
DL : 0
H.264编码算法的VHDL实现,很强大,很难得。-H.264 coding algorithm of VHDL to achieve, it is powerful, it is difficult to get.
Date
: 2025-12-16
Size
: 51kb
User
:
王王
[
VHDL-FPGA-Verilog
]
Nios2_H264-AVC_DEC
DL : 0
在Altera开发环境下采用Nios II和硬件加速实现H.264解码的系统方案-The solution uses the Nios II development environment and hardware accelerate to implement H.264 decoding under Altera platform
Date
: 2025-12-16
Size
: 694kb
User
:
Joe Zhu
[
VHDL-FPGA-Verilog
]
AnEfficientDouble-FilterHardwareArchitectureforH.2
DL : 0
在此提出了一種新穎的硬體結構 實時執行的自適應去塊效應 過濾過程中指定的H.264/AVC視頻編碼 標準。-In this paper,a novel hardware architecture for real-time implementation of the adaptive deblocking filtering process specified by the H.264/AVC video coding standard, is presented.The deblocking filter is a computationally and data intensive tool resulting in an increased execution time of both the encoding and decoding processes.
Date
: 2025-12-16
Size
: 781kb
User
:
張哲銘
[
VHDL-FPGA-Verilog
]
h264.tar
DL : 0
h.264 bluespec system verilog source code
Date
: 2025-12-16
Size
: 1016kb
User
:
datonglii
[
VHDL-FPGA-Verilog
]
UART
DL : 0
用硬件描述语言实现的uart的IPcore,有详细的注释和测试文件-Hardware description language of the H.264 encoder, detailed notes and test files
Date
: 2025-12-16
Size
: 22kb
User
:
wt
[
VHDL-FPGA-Verilog
]
nova_latest.tar
DL : 0
VERILOG source code of a H.264 baseline decoder.
Date
: 2025-12-16
Size
: 938kb
User
:
FRANCISCO JOSE
[
VHDL-FPGA-Verilog
]
Cabad
DL : 0
MPEG-4/AVC - H.264 CABAC decoder written in VHDL and synthesis on a Virtex 5
Date
: 2025-12-16
Size
: 13kb
User
:
Me
[
VHDL-FPGA-Verilog
]
h264intra4x4
DL : 0
H.264 intra predication
Date
: 2025-12-16
Size
: 5kb
User
:
daru
[
VHDL-FPGA-Verilog
]
H.264decodeVerilog
DL : 0
基于FPGA的EDA设计技术,用Verilog硬件设计语言解压缩H.264格式的视频压缩文件。-FPGA-based EDA design, using Verilog hardware design language decompress H.264 video compression format file.
Date
: 2025-12-16
Size
: 862kb
User
:
吴文
[
VHDL-FPGA-Verilog
]
jpeg_mpeg_264_src
DL : 0
最完整的jpeg/mpeg4/h.264 verilog hdl 源码集合-The most complete collection of jpeg/mpeg4/h.264 verilog hdl source
Date
: 2025-12-16
Size
: 21.38mb
User
:
何中求
[
VHDL-FPGA-Verilog
]
H.264verilog
DL : 0
H.264编码的verilog源代码,希望各位研究研究,定会有收获的-H. 264 coding verilog source code, how to understand, hope that you study
Date
: 2025-12-16
Size
: 1.04mb
User
:
caohongze
[
VHDL-FPGA-Verilog
]
h.264_vhdl
DL : 0
使用Base Profile级别的H.264编码IP核,代码注释相当详细,流程清晰-Base Profile level H.264 encoder IP core, code comments in considerable detail, the process is clear
Date
: 2025-12-16
Size
: 51kb
User
:
李立鸣
[
VHDL-FPGA-Verilog
]
h.264
DL : 0
包含h.264的包括帧内、帧间、变换编码、熵编码的vhdl源程序-Contains the vhdl source h.264 frame, frame, transform coding, entropy coding
Date
: 2025-12-16
Size
: 31kb
User
:
丁中杰
[
VHDL-FPGA-Verilog
]
H.264-VHDL
DL : 0
h.264的VHDL编码,附带文档,绝对有用-h.264 the VHDL code, the documentation that came with absolutely useful
Date
: 2025-12-16
Size
: 8.95mb
User
:
周
[
VHDL-FPGA-Verilog
]
H.264-for-FPGA
DL : 0
This Book describe about H.264 encoder using Verilog HDL
Date
: 2025-12-16
Size
: 13.1mb
User
:
jhojho
[
VHDL-FPGA-Verilog
]
Exercising-H.264-Video-Compression-IP-Using-Comme
DL : 0
This book describe about Exercising-H.264-Video-Compression-IP-Using-Commer.
Date
: 2025-12-16
Size
: 742kb
User
:
jhojho
[
VHDL-FPGA-Verilog
]
h264enc_v1.0
DL : 0
H.264的FPGA实现,包括详细的仿真文件(h.264 fpga http://soc.fudan.edu.cn/vip)
Date
: 2025-12-16
Size
: 1.38mb
User
:
shazi_沙子
[
VHDL-FPGA-Verilog
]
buffer
DL : 0
Hi iam Ramana a research scholar,doing my phd from sathyabama university. Title: Designa video codec h.264 processor using verilog hdl. i request you to send video codec H.264 on Verilog hdl. regards D Ramana, M.Tech(Ph.D) SATHYABAMA UNIVERSITY, CHENNAI PH:+91-9885610083
Date
: 2025-12-16
Size
: 45kb
User
:
ramanna
«
1
2
3
»
CodeBus
is one of the largest source code repositories on the Internet!
Contact us :
1999-2046
CodeBus
All Rights Reserved.