CodeBus
www.codebus.net
Search
Sign in
Sign up
Hot Search :
Source
embeded
web
remote control
p2p
game
More...
Location :
Home
Search - gdi
Main Category
SourceCode
Documents
Books
WEB Code
Develop Tools
Other resource
Search - gdi - List
[
VHDL-FPGA-Verilog
]
duogongnengdianzizhong
DL : 0
具有整点报时功能,整点时响铃5s。具有控制启动和关闭功能。 具有调整起床铃,熄灯铃时间的功能。 具有调整打铃时间长短和间歇时间长短的功能。 -with whole point timekeeping function, the whole point ringing 5s. Have control startup and shutdown functions. Get up with adjustments bell, lights-out bell time function. Bell has adjusted duration and the duration of the intermittent function.
Date
: 2025-12-30
Size
: 919kb
User
:
吴声炬
[
VHDL-FPGA-Verilog
]
gdi1
DL : 0
Viterbi decoder is used for decoding data encoded using Convolution Forward Error Correction codes or data that suffers inter-symbol interference. They occur in a large proportion of digital transmission. Viterbi decoders employed in digital wireless communications are complex and dissipate large power. The proposed method focuses on Gate diffusion input (GDI) which is a low power technique of digital circuit design. Dynamic component of power is reduced in GDI technique as source of PMOS is not permanently connected to Vdd.-Viterbi decoder is used for decoding data encoded using Convolution Forward Error Correction codes or data that suffers inter-symbol interference. They occur in a large proportion of digital transmission. Viterbi decoders employed in digital wireless communications are complex and dissipate large power. The proposed method focuses on Gate diffusion input (GDI) which is a low power technique of digital circuit design. Dynamic component of power is reduced in GDI technique as source of PMOS is not permanently connected to Vdd.
Date
: 2025-12-30
Size
: 1kb
User
:
skb
CodeBus
is one of the largest source code repositories on the Internet!
Contact us :
1999-2046
CodeBus
All Rights Reserved.