Search - convolutional encoder matlab

Search - convolutional encoder matlab - List

[VHDL-FPGA-Verilog] conv_encode DL : 0: 本设计是一个基于FPGA的咬尾卷积码编码器设计，要求使用verilog语言编写编码器模块，通过编译和综合，并通过matlab和modelsim仿真对比验证设计结果。-The design is an FPGA-based tail-biting convolutional code encoder design requires the use verilog language encoder module, through compilation and synthesis, and by contrast matlab and modelsim simulation results validate the design.
Date : 2025-12-24 Size : 18.69mb User : 郭婷