CodeBus
www.codebus.net
Search
Sign in
Sign up
Hot Search :
Source
embeded
web
remote control
p2p
game
More...
Location :
Home
Search - TEA
Main Category
SourceCode
Documents
Books
WEB Code
Develop Tools
Other resource
Search - TEA - List
[
VHDL-FPGA-Verilog
]
fpga
DL : 0
基于现场可编程门阵列( Fie ld Programmab le Ga teA rrays, FPGA )硬件平台和背景差分算法设计一个静态背景下 的视频移动目标检测与跟踪系统, 并详细给出系统的实现过程。检测结果表明: 采用FPGA硬件实现系统设计, 极大地提高了 系统的处理速度, 在静态背景下, 可以实时、准确地检测和跟踪到移动目标。-Based on field programmable gate array (Fie ld Programmab le Ga teA rrays, FPGA) hardware platform and the background difference algorithm to design a static background Video moving target detection and tracking system, and details the system implementation process. Test results showed that: using FPGA hardware design, has greatly improved System processing speed, in a static background, in real time, to accurately detect and track moving targets.
Date
: 2025-12-18
Size
: 556kb
User
:
chdj
[
VHDL-FPGA-Verilog
]
tea
DL : 0
T. encryption. unsolved
Date
: 2025-12-18
Size
: 322kb
User
:
frank90
[
VHDL-FPGA-Verilog
]
encrypt_8
DL : 0
This vhdl source is top level entity. TEA algorithm to encrypt 8-bit data.
Date
: 2025-12-18
Size
: 1kb
User
:
Mar Mar
[
VHDL-FPGA-Verilog
]
encrypt_8_tea_complete
DL : 0
This complete project for 8-bit TEA algorithm. Actually, at least 32-bit for TEA and you can change number of bits. This folder consists of five vhdl files. one top level entity named encrypt_8 and the remaining four are low level entities.-This is complete project for 8-bit TEA algorithm. Actually, at least 32-bit for TEA and you can change number of bits. This folder consists of five vhdl files. one top level entity named encrypt_8 and the remaining four are low level entities.
Date
: 2025-12-18
Size
: 4kb
User
:
Mar Mar
[
VHDL-FPGA-Verilog
]
decrypt_8
DL : 0
This file is top level entity of decrypt_8 project. This project is 8_bit decryption for TEA algorithm. You can change number of bits (at least 32 bit for TEA). This project is only for one round. You should use input as encryption output so that you can make sure that you get back your data.
Date
: 2025-12-18
Size
: 1kb
User
:
Mar Mar
[
VHDL-FPGA-Verilog
]
v
DL : 0
Synthetisable verilog of compact crypto algorithms: RC4, TEA, XTEA, XXTEA. A faster but, more resource hungry version for RC4 and XXTEA is included.
Date
: 2025-12-18
Size
: 61kb
User
:
zardoz
CodeBus
is one of the largest source code repositories on the Internet!
Contact us :
1999-2046
CodeBus
All Rights Reserved.