Search - EW - CodeBus

Search - EW - List

[VHDL-FPGA-Verilog] jtd DL : 0: 交通灯vhdl程序，使用交通灯模块的 12个发光二极管，东西EW为主干道主干绿灯50秒，红灯30s，黄灯5s。-Vhdl program traffic lights, traffic lights use light-emitting diode module 12, East EW 50 seconds for the trunk main green, red 30s, yellow 5s.
Date : 2025-12-30 Size : 1kb User : zheyu
[VHDL-FPGA-Verilog] uart-project DL : 0: uart verilog zzpoifeow fwpoep wf wpo fpw pdfikwpoe e opfewiepfow [efkpow f pkw[fpkdw[kef[w fkepowkf[ok[ew f[pekwp fpoefi[wie-UART verilog
Date : 2025-12-30 Size : 586kb User : silena