Search - 1 to 4 u

Search - 1 to 4 u - List

[VHDL-FPGA-Verilog] 2Dfft DL : 0: VHDL 关于2DFFT设计程序 u scinode1 ∼ scinode9.vhd: Every SCI node RTL vhdl code. The details can be seen in the following section. u 2dfft.vhd: The top module includes these scinodes and form a 3x3 SCI Torus network, and it support these sub-modules scinode1∼ scinode9 reset and clk and global_cnt signals to synchronous the sub-modules to simplify the overall design. u proj2.wfc: VSS simulation result that is the same as the ModelSim simulation result. u Pro2_2.wfc: VSS simulation result of another test pattern can’t cause overflow situation.-VHDL design procedures on 2DFFT u scinode1
Date : 2026-01-09 Size : 765kb User : 李成
[VHDL-FPGA-Verilog] ug_alt_ufm DL : 0: ALTERA公司的MAXⅡ系列CPLD的内部flash使用教程，内容很详细，图文并茂，英文版。-ALTERA s MAX Ⅱ series CPLD to use the internal flash tutorial is very detailed, with illustrations in English.
Date : 2026-01-09 Size : 829kb User : blur
[VHDL-FPGA-Verilog] VHDL_Tutorial_1 DL : 0: a veu useful VHDL tutorial if u planning to study it
Date : 2026-01-09 Size : 105kb User : marriott
[VHDL-FPGA-Verilog] vaa DL : 0: 　　（１）设计一个4位十进制的频率计其测量范围1Hz~9.999KHz；6 N3 G8 k( U- @ n* A 　　（２）记数过程结束后，保存并显示结果；-(1) to design a metric four of its frequency range 1Hz ~ 9.999KHz 6 N3 G8 k (U-@ ' n* A (2) After the counting process, preserve and display the results
Date : 2026-01-09 Size : 1kb User : lijinling
[VHDL-FPGA-Verilog] Verilog_UDP DL : 0: 辛辛苦苦找到的UDP的资料，在verilog中UDP指的是用户定义的原语。比如说大家有时候会见到“primitive...table...endtable...endendprimitive”这样的代码段，在书上只能找到大概的解释。到网上查的话又老是跟TCP/IP的UDP冲突。所以特地搜集到了这个东西，希望能帮助大家解决“用户原语”相关的问题。-UDP hard to find the information in verilog in the UDP refers to the user-defined primitives. For example, we sometimes see the " primitive ... table ... endtable ... endendprimitive" This code segment can only be found in the book about interpretation. The online search, then they are always with the TCP/IP, UDP conflict. So, specifically to collect this stuff, hoping to help people solve the " user of the original language" related issues.
Date : 2026-01-09 Size : 123kb User : 龙也
[VHDL-FPGA-Verilog] VerilogHDL_En DL : 0: this is a working draft containing preliminary mate- rial, some of which the reader is likely to nd obscure.-The Verilog Formal Equivalence (VFE) Project is funded by the U.K. Engineering and Physical Sciences Research Council (EPSRC). The Principal Investigator is Dr. David Greaves
Date : 2026-01-09 Size : 300kb User : guxiaozhong
[VHDL-FPGA-Verilog] IEEE_Standard_verilog_std_1364_2005 DL : 0: And here is the latest standard for you to read and use! everything for u!
Date : 2026-01-09 Size : 3.09mb User : dmy