CodeBus
www.codebus.net
Search
Sign in
Sign up
Hot Search :
Source
embeded
web
remote control
p2p
game
More...
Location :
Home
Search - 加密软件
Main Category
SourceCode
Documents
Books
WEB Code
Develop Tools
Other resource
Search - 加密软件 - List
[
VHDL-FPGA-Verilog
]
AES256-XILINX10.1
DL : 0
用XILINX公司提供的NetFPGA板卡并结合软件Xilinx10.1进行系统设计,采用硬件描述语言Verilog实现了 AES-256加密算法。-Provided by XILINX board combined with software Xilinx10.1 NetFPGA system design, using Verilog hardware description language implementation of the AES-256 encryption algorithm.
Date
: 2025-12-27
Size
: 5kb
User
:
yuanying
[
VHDL-FPGA-Verilog
]
yuyin_jiami
DL : 0
基于quarusII仿真软件,进行模块化设计,设计达到的目的是对进来的语音信号进行加密处理-Based on quarusII simulation software, modular design, designed to meet the incoming voice signal is encrypted
Date
: 2025-12-27
Size
: 6.26mb
User
:
二妮子
[
VHDL-FPGA-Verilog
]
blowfish
DL : 0
Blowfish算法是一个64位分组及可变密钥长度的对称密钥分组密码算法,可用来加密64比特长度的字符串。32位处理器诞生后,Blowfish算法因其在加密速度上超越了DES而引起人们的关注。Blowfish算法具有加密速度快、紧凑、密钥长度可变、可免费使用等特点,已被广泛使用于众多加密软件。 -Blowfish is a keyed, symmetric cryptographic block cipher designed by Bruce Schneier in 1993 and placed in the public domain. Blowfish is included in a large number of cipher suites and encryption products, including SplashID. Blowfish’s security has been extensively tested and proven. As a public domain cipher, Blowfish has been subject to a significant amount of cryptanalysis, and full Blowfish encryption has never been broken. Blowfish is also one of the fastest block ciphers in public use, making it ideal for a product like SplashID that functions on a wide variety of processors found in mobile phones as well as in notebook and desktop computers.
Date
: 2025-12-27
Size
: 32kb
User
:
郑景静
[
VHDL-FPGA-Verilog
]
DS28E01_final
DL : 0
基于SHA-1算法和DS28E01加密芯片的FPGA系统设计,该上传文件为整个设计的系统文件。Quarter软件编程的Verilog程序,包含仿真调试界面。-Design of FPGA system based on SHA-1 algorithm and DS28E01 encryption chip。
Date
: 2025-12-27
Size
: 6.41mb
User
:
谭清莉
[
VHDL-FPGA-Verilog
]
20161227_sf
DL : 0
AES加密算法中的列混合模块的FPGA实现源代码,采用Verillog语言,在软件Quartus II上综合-AES encryption algorithm in the FPGA column hybrid module implementation source code, using language Verillog integrated in the Quartus II software
Date
: 2025-12-27
Size
: 129kb
User
:
柳广兴
[
VHDL-FPGA-Verilog
]
Aword解密软件
DL : 0
绿色在线破解WORD加密功能,经过多次使用功能正常可用。(Green online cracking WORD encryption function, after repeated use of normal function available.)
Date
: 2025-12-27
Size
: 3.41mb
User
:
hnxldx
CodeBus
is one of the largest source code repositories on the Internet!
Contact us :
1999-2046
CodeBus
All Rights Reserved.